

# Intel® Core<sup>™</sup> 2 Duo Mobile Processors on 45-nm process for Embedded Applications

**Thermal Design Guide** 

June 2008

Order Number: 320028-001



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® Core™ 2 Duo Mobile Processors on 45-nm process for Embedded Applications may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel Centrino, Intel Iogo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play Iogo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, MCS, MMX, MMX Iogo, Optimizer Iogo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium IIX Xeon, Performance at Your Command, RemoteExpress, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, VoiceBrick, VTune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2008, Intel Corporation. All Rights Reserved.



## Contents

1.0	Introduction     1.1   Design Flow     1.2   Definition of Terms     1.3   Reference Documents.     1.4   Thermal Design Tool Availability	6 7 8
2.0	Package Information	9
3.0	Thermal Specifications   7     3.1   Thermal Design Power   7     3.2   Maximum Allowed Component Temperature   7	10
4.0	Mechanical Specifications   1     4.1   Package Mechanical Requirements   1     4.1.1   Die Pressure/Load Upper Limit   1     4.1.2   Die Pressure/Load Lower Limit   1     4.2   Package Keep Out Zones Requirements   1     4.3   Board Level Keep Out Zone Requirements   1	11 11 11 11
5.0	Thermal Solution Requirements   1     5.1   Thermal Solution Characterization   1     5.1.1   Calculating the Required Thermal Performance for the Intel <sup>®</sup> Core <sup>™</sup> 2 Duo processor	15
6.0	Reference Thermal Solutions   7     6.1 ATCA Reference Thermal Solution   7     6.2 Keep Out Zone Requirements   7     6.3 Thermal Performance   7     6.4 1U+ Reference Heatsink   7     6.4 1 Keep Out Zone Requirements   7     6.4 2 Thermal Performance   7     6.5 Compact PCI Reference Heatsink   7     6.6 Heatsink Fastener Assembly   7	18 19 19 20 20 21 22 22 22
7.0	6.8   Heatsink Orientation   2     Thermal Metrology   2     7.1   Die Temperature Measurements   2     7.2   Power Simulation Software   2     7.3   Additional Thermal Features   2     7.4   Local Ambient Temperature Measurement Guidelines   2     7.4.1   Active Heatsink Measurements   2     7.4.2   Passive Heatsink Measurements   2	24 24 24 24 24 24 25
8.0	Reliability Guidelines	
Α	Thermal Solution Component Suppliers	29
В	Mechanical Drawings	30



## Figures

1	Thermal Design Process	
2	Primary Side Keep Out Zone Requirements— Micro-FCPGA	. 12
3	Primary Side Keep Out Zone Requirements— Micro-FCBGA	. 13
4	Secondary Side Keep Out Zone Requirements	. 14
5	Processor Thermal Characterization Parameter Relationships	. 16
6	AdvancedTCA* Reference Heatsink Assembly	
7	AdvancedTCA* Heatsink Thermal Performance vs. Volumetric Airflow Rate	. 19
8	1U Reference Heatsink Assembly	
9	1U Heatsink Thermal Performance vs. Volumetric Airflow Rate	. 21
10	CompactPCI Reference Heatsink Assembly	
11	cPCI Reference Heatsink Thermal Performance vs. Volumetric Flow Rate	. 22
12	Heatsink Orientation Relative to Airflow Direction	
13	Measuring TLA with an Active Heatsink	. 26
14	Measuring TLA with a Passive Heatsink	
15	AdvancedTCA* Reference Heatsink PCB Keep Out Zone Requirements (Sheet 1 of 2)	. 31
16	AdvancedTCA* Reference Heatsink PCB Keep Out Zone Requirements (Sheet 2 of 2)	. 32
17	AdvancedTCA* Reference Heatsink Assembly	. 33
18	AdvancedTCA* Reference Heatsink	
19	CompactPCI* Reference Heatsink PCB Keep Out Zone Requirements (Sheet 1 of 2)	. 35
20	CompactPCI* Reference Heatsink PCB Keep Out Zone Requirements (Sheet 2 of 2)	. 36
21	CompactPCI* Reference Heatsink Assembly	
22	CompactPCI* Reference Heatsink	. 38
23	1U Reference Heatsink PCB Keep Out Requirements (Sheet 1 of 2)	. 39
24	1U Reference Heatsink PCB Keep Out Requirements (Sheet 2 of 2)	. 40
25	1U Reference Heatsink Assembly	. 41
26	1U Reference Heatsink	. 42

### **Tables**

	Definition of Terms	
2	Thermal Specifications for the Intel <sup>®</sup> Core <sup>™</sup> 2 Duo processor	10
3	Required Heatsink Thermal Performance ( $\Psi_{IA}$ )	17
4	Reliability Requirements	28
5	Reference Heatsink	29
6	Mechanical Drawings	30



## **Revision History**

Date	Revision	Description
June 2008	1.0	First Public release.



## 1.0 Introduction

The power dissipation of electronic components has risen along with the increase in complexity of computer systems. To ensure quality, reliability, and performance goals are met over the product's life cycle, the heat generated by the device must be properly dissipated. Typical methods to improve heat dissipation include selective use of airflow ducting, and/or the use of heatsinks.

The goals of this document are to:

- Identify the thermal and mechanical specification for the device.
- Describe a reference thermal solution that meets the specifications.

A properly designed thermal solution will adequately cool the device at or below the thermal specification. This is accomplished by providing a suitable local-ambient temperature, ensuring adequate local airflow, and minimizing the die to local-ambient thermal resistance. Operation outside the functional limits can degrade system performance and may cause permanent changes in the operating characteristics of the component.

This document describes thermal design guidelines for the Intel® Core<sup>™</sup> 2 Duo Mobile Processors on 45-nm process for Embedded Applications in the micro Flip Chip Pin Grid Array (micro-FCPGA) package and the micro Flip Chip Ball Grid Array (micro-FCBGA) package. The information provided in this document is for reference only and additional validation must be performed prior to implementing the designs into final production. The intent of this document is to assist each original equipment manufacturer (OEM) with the development of thermal solutions for their individual designs. The final heatsink solution, including the heatsink, attachment method, and thermal interface material (TIM) must comply with the mechanical design, environmental, and reliability requirements delineated in the processor datasheet. It is the responsibility of each OEM to validate the thermal solution design with their specific applications.


This document addresses thermal and mechanical design specifications for the Intel Core 2 Duo processor only. For thermal design information on other Intel components, refer to the respective component datasheets.

### 1.1 Design Flow

Several tools are available from Intel to assist with the development of a reliable, cost-effective thermal solution. Figure 1 illustrates a typical thermal solution design process with available tools noted. The tools are available through your local Intel field sales representative.



#### Figure 1. Thermal Design Process



### 1.2 Definition of Terms

#### Table 1.Definition of Terms (Sheet 1 of 2)

Term	Definition
FCPGA	Flip Chip Pin Grid Array. A pin grid array packaging technology where the die is exposed on the package substrate.
FCBGA	Flip Chip Ball Grid Array. A ball grid array packaging technology where the die is exposed on the package substrate.
T <sub>JUNCTION-MAX</sub>	Maximum allowed component (junction) temperature. Also referred to as $\mathrm{T}_{\mathrm{J-MAX}}$
TDP	Thermal Design Power. Thermal solutions should be designed to dissipate this target power level.
T <sub>LA</sub>	Local ambient temperature. This is the temperature measured inside the chassis, approximately 1 inch upstream of a component heatsink. Also referred to as $T_{\rm A}.$
$\Psi_{JA}$	Junction-to-ambient thermal characterization parameter. A measure of heatsink thermal performance using the total package power. Defined as (T $_{\rm JUNCTION}$ – T $_{\rm LA}$ ) / Total Package Power
Ψ <sub>TIM</sub>	Thermal interface material thermal characterization parameter. A measure of thermal interface material performance using total package power. Defined as (T case – T <sub>JUNCTION</sub> )/ Total Package Power. Also referred to as $\Psi_{JS}$
Ψ <sub>SA</sub>	Sink-to-ambient thermal characterization parameter. A measure of heatsink thermal performance using total package power. Defined as (T <sub>SINK</sub> – T <sub>JUNCTION</sub> )/ Total Package Power.
°C	Degrees in Celsius
CFM	Volumetric airflow rate in cubic feet per minute
in.	Inches
LFM	Airflow velocity in linear feet per minute
РСВ	Printed circuit board
T <sub>SINK</sub>	Heatsink temperature measured on the underside of the heatsink base.

Intel® Core $^{\rm TM}$  2 Duo Mobile Processors on 45-nm process-Thermal Design Guide TDG 7



#### Table 1.Definition of Terms (Sheet 2 of 2)

Term	Definition
ТІМ	Thermal Interface Material – the thermally conductive compound between the heatsink and die. This material fills air gaps and voids, and enhances spreading of the heat from the die to the heatsink.
U	A unit of measure used to define server rack spacing height. 1U is equal to 1.75 inches, 2U equals 3.50 inches, etc.
W	Watt

### 1.3 Reference Documents

The reader of this specification should also be familiar with material and concepts presented in the following documents:

• Intel<sup>®</sup> Core<sup>™</sup>2 Duo Processor for Intel<sup>®</sup> Centrino<sup>®</sup> Duo Mobile Technology Datasheet

Documents are located at developer.intel.com. Contact your Intel field sales representative for additional information.

### 1.4 Thermal Design Tool Availability

Intel provides thermal simulation models of the device and a thermal model user's guide to aid system designers in simulating, analyzing, and optimizing thermal solutions in an integrated, system-level environment. The models are for use with commercially available Computational Fluid Dynamics (CFD)-based thermal analysis tools including Flotherm\* (version 7.1 or higher) by Flomerics, Inc. or Icepak\* by Fluent, Inc. Contact your Intel representative to order the thermal models and associated user's guides.



## 2.0 Package Information

The Intel® Core<sup>™</sup>2 Duo Processor (XE and SV) is available in 478-pin Micro-FCPGA packages as well as 479-ball Micro-FCBGA packages. The Intel® Core<sup>™</sup>2 Duo Processor SFF processor (LV and ULV) is available in 956-ball Micro-FCBGA packages. The package mechanical dimensions can be found in the product's datasheet.

The Micro-FCBGA package incorporates land-side capacitors. The land-side capacitors are electrically conductive. Care should be taken to prevent the capacitors from contacting any other electrically conductive materials. Doing so may short the capacitors and possibly damage the device or render it inactive.

The processor package has mechanical load limits that are specified in the processor datasheet. These load limits should not be exceeded during heatsink installation, removal, mechanical stress testing, or standard shipping conditions. The heatsink mass can also add additional dynamic compressive load to the package during a mechanical shock event. Amplification factors due to the impact force during shock must be taken into account in dynamic load calculations. The total combination of dynamic and static compressive load should not then exceed the processor datasheet compressive dynamic load specification during a vertical shock. It is not recommended to use any portion of the processor substrate as a mechanical reference or load bearing surface in either static or dynamic compressive load conditions.



## 3.0 Thermal Specifications

### 3.1 Thermal Design Power

The Thermal Design Power (TDP) specification is listed in Table 2. Heat transfer through the micro-FCBGA, micro-FCPGA package and socket via the base board is negligible. The cooling capacity without a thermal solution is also minimal, so **Intel requires the use of a heatsink for all usage conditions**.

### 3.2 Maximum Allowed Component Temperature

The device must maintain a maximum temperature at or below the value specified in Table 2. The thermal solution is required to meet the temperatures specification while dissipating the Thermal Design Power.

#### Table 2. Thermal Specifications for the Intel<sup>®</sup> Core<sup>™</sup>2 Duo processor

CPU	Processor SKU#	TDP (W)	T <sub>J-MAX</sub> (°C)	T <sub>J-MIN</sub> (°C)
Intel® Core™ 2 Duo	Standard Voltage (Core 2 Duo-6M, Celeron-2M)	35		
Mobile Processors	Low Voltage (Core 2 Duo -3M)	17	105	0
on 45-nm process	Ultra Low Voltage (Core 2 Duo -2M, Celeron)	10		



## 4.0 Mechanical Specifications

### 4.1 Package Mechanical Requirements

### 4.1.1 Die Pressure/Load Upper Limit

From a die mechanical integrity standpoint, the maximum allowable normal die load is the lesser of 15 lbs or 100 psi. Considering the 15 lbs load limit and the nominal die area of 1.45 cm<sup>2</sup> (0.22 in.<sup>2</sup>), this equates to a die pressure of 66.7 psi (below 100 psi specification). Considering the maximum pressure specification, the die load at this pressure would be 22.4 lbs, exceeding the 15 lbs. load limit. Thus, the heatsink clamping mechanism (spring loaded fasteners, spring clips, etc.) should not exceed 15 lbs.

### 4.1.2 Die Pressure/Load Lower Limit

From a TIM performance standpoint, a minimum die pressure is required to ensure consistent and minimal TIM thermal resistance. This lower value is a function of the TIM used. For the phase-change TIM specified for thermal solutions mentioned later, die pressure should not be lower than approximately 138 kPa (20 psi). This will keep TIM resistance better than approximately 0.30 °C-cm<sup>2</sup>/W.


### 4.2 Package Keep Out Zones Requirements

The heatsink must not touch the package in the areas shown in Figure 2 and Figure 4. The heatsink should include a means to prevent the heatsink from forming an electrical short with the capacitors placed on the top side of the package. The reference thermal solutions include z-stops machined into the base of the heatsink. The z-stops prevent the heatsink from inadvertently tilting when installed. Other methods are suitable including using electrically insulated gasket material at the base of the heatsink.

### 4.3 Board Level Keep Out Zone Requirements

A general description of the keep-out zones and mounting hole pattern for the reference thermal solutions are shown in Figure 2 and Figure 3. Detailed drawings for the PCB keep out zones are in Appendix B.

Components placed between the underside of the heatsink and motherboard cannot exceed 4.75 mm in height when using heatsinks that extend beyond the socket envelope shown in Figure 2 for the micro-FCPGA package.




#### Figure 2. Primary Side Keep Out Zone Requirements— Micro-FCPGA

Notes:

1. Dimension in millimeters [inches].




## Figure 3. Primary Side Keep Out Zone Requirements— Micro-FCBGA



#### Notes:

1. Dimension in millimeters [inches].





#### Figure 4. Secondary Side Keep Out Zone Requirements

#### Notes:

1. Dimension in millimeters [inches].



## 5.0 Thermal Solution Requirements

### 5.1 Thermal Solution Characterization

The thermal characterization parameter,  $\Psi$  ("psi"), is used to characterize thermal solution performance, as well as compare thermal solutions in identical situations (i.e., heating source, local ambient conditions, etc.). It is defined by the following equation:

Equation 1. Junction-to-Local Ambient Thermal Characterization Parameter ( $\Psi_{JA}$ )

$$\Psi_{JA} = \frac{T_J - T_A}{TDP}$$

 $\Psi_{IA}$  = Junction-to-local ambient thermal characterization parameter (°C/W)

T<sub>JUNCTION MAX</sub> = Maximum allowed device temperature (°C)

 $T_A$  = Local ambient temperature near the device (°C) (see Section 7.0, "Thermal Metrology" for measurement guidelines)

TDP = Thermal Design Power (W)

The thermal characterization parameter assumes that all package power dissipation is through the thermal solution (heatsink), and is equal to TDP. A small percentage of the die power (< 5%) is dissipated through the package/socket/motherboard stack to the environment, and should not be considered to be a means of thermal control.

The junction-to-local ambient thermal characterization parameter,  $\Psi_{JA}$ , is comprised of  $\Psi_{JS}$ , which includes the thermal interface material thermal characterization parameter, and of  $\Psi_{SA}$ , the sink-to-local ambient thermal characterization parameter:

#### Equation 2. Junction-to-Local Ambient Thermal Characterization Parameter

$$\Psi_{JA} = \Psi_{JS} + \Psi_{SA}$$

Where:


 $\Psi_{JS}$  = Thermal characterization parameter from junction-to-sink, this also includes thermal resistance of the thermal interface material ( $\Psi_{TIM}$ ) (°C/W).

 $\Psi_{SA}$  = Thermal characterization parameter from sink-to-local ambient (°C/W)

 $\Psi_{SA}$  is a measure of the thermal characterization parameter from the bottom of the heatsink to the local ambient air.  $\Psi_{SA}$  is dependent on the heatsink material, thermal conductivity, and geometry. It is also strongly dependent on the air velocity through the fins of the heatsink. Figure 5 illustrates the combination of the different thermal characterization parameters.



#### Figure 5. Processor Thermal Characterization Parameter Relationships



#### 5.1.1 Calculating the Required Thermal Performance for the Intel<sup>®</sup> Core<sup>™</sup>2 Duo processor

Overall thermal performance,  $\Psi_{JA}$  is then defined using the thermal characterization parameter:

- Define a target component temperature T<sub>JUNCTION</sub> and corresponding TDP.
- Define a target local ambient temperature, T<sub>A</sub>.

The following provides an illustration of how to determine the appropriate performance targets.

Assume:

- TDP = 35 W and  $T_{JUNCTION}$  = 105 °C
- Local processor ambient temperature,  $T_A = 40$  °C.

Using Equation 1, the maximum allowable resistance, junction-to-ambient, is calculated as:

#### Equation 3. Maximum Allowable Resistance

$$\Psi_{JA} = \frac{T_J - T_A}{TDP} = \frac{105 - 40}{35} = 1.857 \ ^o C/W$$

To determine the required heatsink performance, a heatsink solution provider would need to determine  $\Psi_{CA}$  performance for the selected TIM and mechanical load configuration. If the heatsink solution were designed to work with a TIM material performing at  $\Psi_{TIM} \leq 0.50$  °C/W, solving from Equation 2, the performance of the heatsink required is:

#### Equation 4. Required Performance of the Heatsink

$$\Psi_{SA} = \Psi_{JA} - \Psi_{JS} = 1.86 - 0.50 = 1.36 \ ^{o}C/W$$



It is evident from the above calculations that a reduction in the local ambient temperature can have a significant effect on the junction-to-ambient thermal resistance requirement. This effect can contribute to a more reasonable thermal solution including reduced cost, heatsink size, heatsink weight, or a lower system airflow rate.

Table 3 summarizes the thermal budget required to adequately cool the Intel® Core<sup>™</sup> 2 Duo Mobile Processors on 45-nm process. Since the data is based on air data at sea level, a correction factor would be required to estimate the thermal performance at other altitudes.

#### Table 3.Required Heatsink Thermal Performance ( $\Psi_{JA}$ )

СРИ	Processor SKU	TDP (W)	Ψ <sub>JA</sub> (°C/W) at T <sub>A</sub> = 40 °C	Ψ <sub>JA</sub> (°C/W) at T <sub>A</sub> = 55 °C
	Standard Voltage (Core 2 Duo-6M, Celeron-2M)	35	1.86	1.42
Intel® Core™ 2 Duo Mobile Processors on 45-	Low Voltage (Core 2 Duo -3M)	17	3.82	2.94
nm process	Ultra Low Voltage (Core 2 Duo -2M, Celeron)	10	6.5	5.0

Notes: 1.

T<sub>A</sub> is defined as the local (internal) ambient temperature measured approximately 1 inch upstream from the device.




### 6.0 Reference Thermal Solutions

Intel has developed reference thermal solutions designed to meet the cooling needs of embedded form factor applications. This chapter describes the overall requirements for the reference thermal solution including critical-to-function dimensions, operating environment, and verification criteria. This document details solutions that are compatible with the AdvancedTCA\* and Server System Infrastructure (1U and larger) form factors.

The data in this section is based on wind tunnel testing of the reference thermal solutions. The heatsinks were tested as an assembly with a thermal test vehicle (TTV), TIM, socket and test board. The test assembly is placed in a rectangular duct with no upstream obstructions. Air flow is measured by means of a calibrated nozzle downstream of the unit under test. The  $\Psi$  values shown in the charts to follow represent the mean resistance values plus the one-sided, 99 percent confidence interval.

### 6.1 ATCA Reference Thermal Solution

The AdvancedTCA reference thermal solution is shown in Figure 6. The maximum component height for this form factor is 21.33 mm, so the maximum heatsink height is constrained to 16.27 mm. The heatsink uses the fastener assembly to mount to the PCB as described in Section 6.6, "Heatsink Fastener Assembly". Detailed drawings of this heatsink are provided in Appendix B, "Mechanical Drawings".



#### Figure 6. AdvancedTCA\* Reference Heatsink Assembly




### 6.2 Keep Out Zone Requirements

The keep out zone requirements on the PCB to use this heatsink are detailed in Appendix B, "Mechanical Drawings". Because it extends beyond the footprint of the device, it is critical for the board designer to allocate space on the board for the heatsink.

### 6.3 Thermal Performance

The AdvancedTCA reference heatsink is an all copper (C1100) design. The performance of this heatsink has been tested at flow rates from 10 CFM to 30 CFM. The heatsink is expected to meet the thermal performance needed when the air flow rate is at least 10 CFM at 40 °C. For an external ambient of 55°C ( $\psi_{ja} = 1.32$  °C/W), this heatsink is expected to be suitable for air flow rates around 15 CFM.

#### Figure 7. AdvancedTCA\* Heatsink Thermal Performance vs. Volumetric Airflow Rate




### 6.4 1U+ Reference Heatsink

The 1U reference thermal solution is shown in Figure 8. The maximum heatsink height is constrained to 27 mm. The heatsink uses the fastener assembly (refer to Section 6.6) to mount to the PCB. Detailed drawings of this heatsink are provided in Appendix B, "Mechanical Drawings".



#### Figure 8. 1U Reference Heatsink Assembly




### 6.4.1 Keep Out Zone Requirements

The keep out zone requirements on the PCB to use this heatsink are detailed in Appendix B, "Mechanical Drawings". Because it extends beyond the footprint of the device, it is critical for board designers to allocate space for the heatsink.

### 6.4.2 Thermal Performance

The 1U reference heatsink employs a thick copper (C1100) base with aluminum (Al 1050) stamped fins, soldered to the base. The heatsink has been tested at flow rates from 10 CFM to 25 CFM. For a 40 °C external ambient and 35 W TDP, the heatsink is expected to meet the thermal performance needed when the air flow rate is greater than 10 CFM. If the external ambient is 55 °C, this heatsink will be suitable if the air flow rate is approximately 12 CFM or greater.






#### Figure 9. 10 Heatsink Thermal Performance vs. Volumetric Airflow Rate

#### **Compact PCI Reference Heatsink** 6.5

The cPCI reference thermal solution is shown in Figure 10. The maximum heatsink height is constrained to 8.7 mm. The heatsink uses the fastener assembly (refer to Section 6.6) to mount to the PCB. Detailed drawings of this heatsink are provided in Appendix B, "Mechanical Drawings".



#### Figure 10.




### 6.5.1 Keep Out Zone Requirements

The keep out zone requirements on the PCB to use this heatsink are detailed in Appendix B, "Mechanical Drawings." Because it extends beyond the footprint of the device, it is critical for board designers to allocate space for the heatsink.

#### 6.5.2 Thermal Performance

The cPCI reference heatsink is an all copper (C1100) design, intended for applications where vertical space is limited. The heatsink has been tested at flow rates from 4 CFM to 24 CFM. For a 40 °C external ambient and 17W TDP, the heatsink is expected to meet the thermal performance needed when the air flow rate is at least 4 CFM.

#### Figure 11. cPCI Reference Heatsink Thermal Performance vs. Volumetric Flow Rate



### 6.6 Heatsink Fastener Assembly

The reference solutions use a screw, spring, and back plate assembly to attach the heatsink to the PCB. The fastener assembly used on the reference heatsink must apply the load conditions described in Section 4.1, "Package Mechanical Requirements". The fastener assembly must comply with all of the keep out zone requirements described in this document, and should not degrade the thermal performance of the reference heatsinks. Finally the fastener assembly should be designed to meet the reliability guidelines described in Section 8.0, "Reliability Guidelines".

### 6.7 Thermal Interface Material (TIM)

The thermal interface material provides improved conductivity between the die and heatsink. It is important to understand and consider the impact of the interface between the die and heatsink base to the overall thermal solution. Specifically, the bond line thickness, interface material area, and interface material thermal conductivity must be selected to optimize the thermal solution.

It is important to minimize the thickness of the thermal interface material (TIM), commonly referred to as the bond line thickness. A large gap between the heatsink base and the die yields a greater thermal resistance. The thickness of the gap is determined by the flatness of both the heatsink base and the die, plus the thickness of the thermal interface material, and the clamping force applied by the heatsink attachment method. To ensure proper and consistent thermal performance, the TIM and application process must be properly designed.



Thermal interface materials have thermal impedance (resistance) that will increase as the material degrades over time. It is important for thermal solution designers to take this increase in impedance into consideration when designing a thermal solution. It is recommended that system integrators work with TIM suppliers to determine the performance of the desired thermal interface material. If system integrators wish to maintain maximum thermal solution performance, the TIM could be replaced during standard maintenance cycles.

The reference thermal solution uses Shin Etsu\* G751. Alternative materials can be used at the user's discretion. Regardless, the entire heatsink assembly, including the heatsink, and TIM (including attach method), must be validated together for specific applications.

### 6.8 Heatsink Orientation

All of the heatsinks were designed to maximize the available space within the volumetric keep out zone and their respective form factor limitations. These heatsinks must be oriented in a specific direction relative to the processor keep out zone and airflow. In order to use these designs, the processor must be placed on the PCB in an orientation so the heatsink fins will be parallel to the airflow. Figure 12 illustrates this orientation.




Figure 12. Heatsink Orientation Relative to Airflow Direction



## 7.0 Thermal Metrology

The system designer must make temperature measurements to accurately determine the performance of the thermal solution. Validation of the processor's thermal solution should be done using a thermal test vehicle (TTV). The TTV allows for an accurate junction temperature measurement as well as input power control. For more information, contact your Intel field sales representative.

In addition, the processor's heatsink should be verified in a system environment. Intel has established guidelines for techniques to measure the component temperature. Section 7.1, "Die Temperature Measurements" provides guidelines on how to accurately measure the component temperature. Section 7.2, "Power Simulation Software" contains information on running an application program that will emulate anticipated maximum thermal design power.

### 7.1 Die Temperature Measurements

The component T<sub>JUNCTION</sub> must be maintained at or below the maximum temperature specification as noted in Section 3.2, "Maximum Allowed Component Temperature". The best way to measure die temperature is to use the Digital Thermal Sensor as described in the processor's datasheet. Refer to the processor datasheet for more information on the DTS.

The legacy on-board thermal diode is not recommended for performing heatsink validation. The thermal diode is suitable for long term trending data, but is not a reliable indicator of the processor's temperature.

### 7.2 Power Simulation Software

The power simulation software is a utility designed to dissipate the thermal design power on a processor. To assess the thermal performance of the processor thermal solution under "worst-case realistic application" conditions, Intel is developing a software utility that operates the processor at near worst-case power dissipation.

The power simulation software should only be used to test customer thermal solutions at or near the thermal design power. For power supply current, please refer to each component's datasheet for the  $I_{CC}$  (Max Power Supply Current) specification. For information on how to obtain the maximum power program, contact your Intel field sales representative.

### 7.3 Additional Thermal Features

The Intel Core 2 Duo processor supports other thermal features including the Intel<sup>®</sup> Thermal Monitor, PROCHOT#, FORCEPR#, and THERMTRIP# signal pins. Details for using these features are contained in the processor datasheet.

### 7.4 Local Ambient Temperature Measurement Guidelines

The local ambient temperature ( $T_{LA}$ ) is the temperature of the ambient air surrounding the processor. For a passive heatsink,  $T_A$  is defined as the heatsink approach air temperature; for an actively cooled heatsink, it is the temperature of inlet air to the active cooling fan.




It is worthwhile to determine the local ambient temperature in the chassis around the processor to understand the effect it may have on the case temperature.  $T_{LA}$  is best measured by averaging temperature measurements at multiple locations in the heatsink inlet airflow. This method helps reduce error and eliminate minor spatial variations in temperature. The following guidelines are meant to enable accurate determination of the localized air temperature around the processor during system thermal testing.

### 7.4.1 Active Heatsink Measurements

- It is important to avoid taking measurements in the dead flow zone that usually develops above the fan hub and hub spokes. Measurements should be taken at four different locations uniformly placed at the center of the annulus formed by the fan hub and the fan housing to evaluate the uniformity of the air temperature at the fan inlet. The thermocouples should be placed approximately 3 mm to 8 mm [0.1 to 0.3 in.] above the fan hub vertically and halfway between the fan hub and the fan housing horizontally as shown in Figure 13 (avoiding the hub spokes).
- Using an open bench to characterize an active heatsink can be useful, and usually ensures more uniform temperatures at the fan inlet. However, additional tests that include a solid barrier above the test motherboard surface can help evaluate the potential impact of the chassis. This barrier is typically clear Plexiglas\*, extending at least 100 mm [4 in.] in all directions beyond the edge of the thermal solution. Typical distance from the motherboard to the barrier is 81 mm [3.2 in.]. If a barrier is used, the thermocouple can be taped directly to the barrier with clear tape at the horizontal location as previously described, halfway between the fan hub and the fan housing.
- For even more realistic airflow, the motherboard should be populated with significant elements like memory cards, graphic card, and chipset heatsink. If a variable speed fan is used, it may be useful to add a thermocouple taped to the barrier above the location of the temperature sensor used by the fan to check its speed setting against air temperature. When measuring  $T_{LA}$  in a chassis with a live motherboard, add-in cards, and other system components, it is likely that the  $T_{LA}$  measurements will reveal a highly non-uniform temperature distribution across the inlet fan section.
- *Note:* Testing an active heatsink with a variable speed fan can be done in a thermal chamber to capture the worst-case thermal environment scenarios. Otherwise, when doing a bench top test at room temperature, the fan regulation prevents the heatsink from operating at its maximum capability. To characterize the heatsink capability in the worst-case environment in these conditions, it is then necessary to disable the fan regulation and power the fan directly, based on guidance from the fan supplier.

### 7.4.2 Passive Heatsink Measurements

- Thermocouples should be placed approximately 13 mm to 25 mm [0.5 to 1.0 in.] away from processor and heatsink as shown in Figure 14.
- The thermocouples should be placed approximately 51 mm [2.0 in.] above the baseboard. This placement guideline is meant to minimize the effect of localized hot spots from baseboard components. The height above the board may vary depending on the height of the thermal solution and form factor.




#### Figure 13. Measuring T<sub>LA</sub> with an Active Heatsink

*Note:* Drawing not to scale.



### Figure 14. Measuring T<sub>LA</sub> with a Passive Heatsink



*Note:* Drawing not to scale.



## 8.0 Reliability Guidelines

Each motherboard, heatsink, and attach combination may vary the mechanical loading of the component. The user should carefully evaluate the reliability of the completed assembly prior to use in high volume. Some general recommendations are shown in Table 4.

#### Table 4. Reliability Requirements

Test <sup>1</sup>	Requirement	Pass/Fail Criteria <sup>2</sup>
Mechanical Shock	50 g, board level, 11 msec, 3 shocks/axis	Visual Check and Electrical Functional Test
Random Vibration	7.3 g, board level, 45 min/axis, 50 Hz to 2000 Hz	Visual Check and Electrical Functional Test
Temperature Life	85 °C, 2000 hours total, checkpoints at 168, 500, 1000, and 2000 hours	Visual Check
Thermal Cycling	-5 °C to +70 °C, 500 cycles	Visual Check
Humidity	85% relative humidity, 55 °C, 1000 hours	Visual Check

Notes:

1. The above tests should be performed on a sample size of at least 12 assemblies from three lots of material.

2. Additional pass/fail criteria may be added at the discretion of the user.



## **Appendix A Thermal Solution Component Suppliers**

These vendors and devices are listed by Intel as a convenience to Intel's general customer base. Intel does not make any representations or warranties whatsoever regarding quality, reliability, functionality, or compatibility of these devices. This list and/or these devices may be subject to change without notice.

*Note:* The enabled components may not be currently available from all suppliers. Contact the supplier directly to verify availability.

#### Table 5.Reference Heatsink

Part	Part Number	Contact Information
AdvancedTCA* passive heatsink assembly	ECC-00177-01-GP	Cooler Master*
1U+ passive heatsink assembly	ECC-00179-01-GP	Wendy Lin wendy@coolermaster.com
cPCI passive heatsink assembly	ECC-00178-01-GP	(510)770-8566 ext 211
Thermal Interface Material	PCM45F	Honeywell* Paula Knoll paula.knoll@honeywell.com (858) 279-2956




## **Appendix B Mechanical Drawings**

Table 6 lists the mechanical drawings included in this appendix.

#### Table 6. Mechanical Drawings

Description	Figure
AdvancedTCA* Reference Heatsink PCB Keep Out Zone Requirements (Sheet 1 of 2)	Figure 15
AdvancedTCA* Reference Heatsink PCB Keep Out Zone Requirements (Sheet 2 of 2)	Figure 16
AdvancedTCA* Reference Heatsink Assembly	Figure 17
AdvancedTCA* Reference Heatsink	Figure 18
CompactPCI* Reference Heatsink PCB Keep Out Zone Requirements (Sheet 1 of 2)	Figure 19
CompactPCI* Reference Heatsink PCB Keep Out Zone Requirements (Sheet 2 of 2)	Figure 20
CompactPCI* Reference Heatsink Assembly	Figure 21
CompactPCI* Reference Heatsink	Figure 22
1U Reference Heatsink PCB Keep Out Requirements (Sheet 1 of 2)	Figure 23
1U Reference Heatsink PCB Keep Out Requirements (Sheet 2 of 2)	Figure 24
1U Reference Heatsink Assembly	Figure 25
1U Reference Heatsink	Figure 26






# Figure 15. AdvancedTCA\* Reference Heatsink PCB Keep Out Zone Requirements (Sheet 1 of 2)


Intel® Core<sup>™</sup> 2 Duo Mobile Processors on 45-nm process-Thermal Design Guide TDG 31












#### Figure 17. AdvancedTCA\* Reference Heatsink Assembly





#### Figure 18. AdvancedTCA\* Reference Heatsink

June 2008 Order Number: 320028-001




4 3 0 <th></th> <th>Ē</th> <th><math>\checkmark</math></th> <th>&lt;</th> <th></th> <th>2</th> <th></th>		Ē	$\checkmark$	<		2	
3 0 <th></th> <th></th> <th>Ø3.175 GROUNDED THROUGH HOLE</th> <th>NOT</th> <th>Contraction contest euro. Contraction contest euro. Contraction contest euro. PCB Keep-Out Zone</th> <th>SHEET I</th> <th></th>			Ø3.175 GROUNDED THROUGH HOLE	NOT	Contraction contest euro. Contraction contest euro. Contraction contest euro. PCB Keep-Out Zone	SHEET I	
3 0000. INC 00000. INC 0000. INC 0000. INC <td>C1_PCB_K0Z BIT. 1 REV REVISION HISTORY DESCRIPTION</td> <td></td> <td>DETAIL A</td> <td></td> <td>mpact</td> <td>size drawing numb B SCALE: 1:1</td> <td></td>	C1_PCB_K0Z BIT. 1 REV REVISION HISTORY DESCRIPTION		DETAIL A		mpact	size drawing numb B SCALE: 1:1	
3 3 4   working 2016 2016 2016   working 2016 2016 2016   working 21 2016 2016   working 41 0 2000   41 0 2000 2000   41 0 2000 2000   41 0 2000 2000   41 0 2000 2000   41 0 2000 2000   41 0 2000 2000   15 05 44 0   15 05 44 0   15 05 44 0   15 05 44 0   15 05 44 0   15 05 44 0   15 05 44 0   15 05 44 0   15 05 44 0   15 05 44 0   15 05 44 0   15 05 44 0   15 05 44 0   15 05 44 0   15 05	C	500	6 PLACES -				2
ARY SIDE KEEP OUT ZONES WARY SIDE KEEP OUT ZONES WARY SIDE KEEP OUT ZONES WARY SIDE KEEP OUT ZONES ARY SIDE KEP OUT ZONE KEP OUT ZONES ARY SIDE KEP OUT ZONES ARY SIDE KEP OUT ZONE K	REV XX	Ē	TENTION HARDWAR	PCB	DESIGNED BY ANGES 1994 DRAWN BY CHECKED BY ION	APPROVED BY MATERIAL SEE NOTES	
BILIAL INFORMATION - THE FROM WITTEN CONFILM CONFILME WORKY SIDE KEEP OUT ZONES AARY SIDE KEEP OUT ZONES 4.1		PONENTS ALLOWED HOWN FOR REFEREN A COMPONENT HEIGH KET CAVITY IS I.	₩ 47 ₩ ×	TOP MFCPC	REF ON THE OWNER SPECIFIED REF ON THE OWNER SPECIFIED REF ON THE OWNER SPECIFIED SPECIFIC ON A SPECIFIED THE OWNER SPECIFIED T	$\bigcirc$	₽
4 1 <td>3 Ised in confidence and its titen consent of intel cor</td> <td>PCB (S)</td> <td>15.05</td> <td>άTY</td> <td></td> <td></td> <td>ŝ</td>	3 Ised in confidence and its titen consent of intel cor	PCB (S)	15.05	άTY			ŝ
PCB PR IM PCB PCB PR IM PCB PCB PR IM PCB PCB PCB PCB PCB PCB PCB PCB PCB PCB	MITAL INFORMATION. IT IS DISCLO MOTIED, WITHOUT THE PRIOR WRI ARY SIDE KEEP OUT ZO	82		36	16HT 75 mm.	LL IMETERS	
E DI SCLORED, E DI SCLORED, H	4 NITL CORPORTION CONFIDEN REPRODUCED, DISPLATED OR N			+ + +	IMUM COMPONENT HE		4
	- s drawing contains   not de disclosed, f	-	4		UNDE		

# Figure 19. CompactPCI \* Reference Heatsink PCB Keep Out Zone Requirements (Sheet 1 of 2)


Intel® Core<sup>™</sup> 2 Duo Mobile Processors on 45-nm process-Thermal Design Guide TDG 35












#### Figure 21. CompactPCI \* Reference Heatsink Assembly

Intel® Core $^{\rm TM}$  2 Duo Mobile Processors on 45-nm process-Thermal Design Guide TDG 37





#### Figure 22. CompactPCI \* Reference Heatsink


June 2008 Order Number: 320028-001



	8	4	F	<		REV Y 2	
str. I ttv I   str. I ttv I   REVISION HISTORY DATE APPROVED	マダ3.175, GROUNDED THROUGH HOLES		Z 20°4 PLACES COMPONENT PLACEMENT (RETENTION HARDWARE) BETAIL A SCALE 8	DESCRIPTION DADTS 1 IST	TE 74/06 TE TE	MBER DO NOT SCALE DRAWING SHEET 1 OF	
E REV	ET) %4.9-	Ø0.3, 6 PLACES		# * * *	DESIGNED BY Rawn By Checked By	IPPROVED BY	
3W02	MO COMPONENTS ALLOWED (SOCKET) -PCB SHOWN FOR REFERENCE -MAXIMUM COMPONENT HEIGHT IN SOCKET CAVITY IS 1.65 mm.		see detail a	TOP MFCPGA_PCB aty item no Part NUMBER	UNLESS OTHERNIST SPECIFIED UNLESS OTHERNIST SPECIFIED INTERPOLATION AND TOTEMACE INTERPOLATION AND TOTEMACE INTERPOLATION AND TOTEMACE INTERPOLATION AND TOTEMACE INTERPOLATION AND TOTEMACE INTERPOLATION AND TOTEMACE	$\oplus$	<-
3 (ES	PCB 5		SEE	0			m
PCD PRIMARY SIDE KEEP OUT ZONES	25			41	WAARRUM CONTONEN IS 4.75 mm. UNDER HEATSTUKE IS 4.75 mm. NOTE: DIMENSIONS IN MILLIMETERS		
4 PC		52 15.05			NDER HEATSINK IS UNDER HEATSINK IS NOTE: DIMENSIONS IN N	SCALE I	4
	Ð	Ą		<			

#### Figure 23. 1U Reference Heatsink PCB Keep Out Requirements (Sheet 1 of 2)





#### Figure 24. 1U Reference Heatsink PCB Keep Out Requirements (Sheet 2 of 2)







Figure 25. 1U Reference Heatsink Assembly







Intel® Core™ 2 Duo Mobile Processors on 45-nm process for Embedded Applications TDG 42

June 2008 Order Number: 320028-001 Free Manuals Download Website <u>http://myh66.com</u> <u>http://usermanuals.us</u> <u>http://www.somanuals.com</u> <u>http://www.4manuals.cc</u> <u>http://www.4manuals.cc</u> <u>http://www.4manuals.cc</u> <u>http://www.4manuals.com</u> <u>http://www.404manual.com</u> <u>http://www.luxmanual.com</u> <u>http://aubethermostatmanual.com</u> Golf course search by state

http://golfingnear.com Email search by domain

http://emailbydomain.com Auto manuals search

http://auto.somanuals.com TV manuals search

http://tv.somanuals.com