**Preliminary User's Manual**



# µ**PD98502**

**Network Controller**

Document No. S15543EJ1V0UM00 (1st edition) Date Published December 2001 NS CP(K)

C NEC Corporation 2001 Printed in Japan

# **[MEMO]**

## **SUMMARY OF CONTENTS**



## **NOTES FOR CMOS DEVICES**

### **1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# **2 HANDLING OF UNUSED INPUT PINS FOR CMOS**

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V<sub>DD</sub> or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **3 STATUS BEFORE INITIALIZATION OF MOS DEVICES**

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**VR4100, VR4102, VR4111, VR4120A, VR4300, VR4305, VR4310, VR4400, VR5000, VR10000, VR Series, VR4000** Series, VR4100 Series, and EEPROM are trademarks of NEC Corporation. **Micro Wire is a trademark of National Semiconductor Corp. iAPX is a trademark of Intel Corp. DEC VAX is a trademark of Digital Equipment Corp. UNIX is a registered trademark in the United States and other countries, licensed exclusively through X/Open Company, Ltd. Ethernet is a trademark of Xerox Corp. MIPS is a trademark of MIPS Technologies, Inc.**

- **The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.**
- **Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.**
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:

 "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

 The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

# **PREFACE**



## **CONTENTS**



















# LIST OF FIGURES (1/5)



# LIST OF FIGURES (2/5)



# LIST OF FIGURES (3/5)



# LIST OF FIGURES (4/5)



# **LIST OF FIGURES (5/5)**



# LIST OF TABLES (1/2)



# LIST OF TABLES (2/2)



#### **CHAPTER 1 INTRODUCTION**

The  $\mu$ PD98502 is a high performance controller, which can perform the protocol conversion between IP Packets and ATM Cells, which is especially suitable for ADSL router. It includes high performance MIPS™ based 64-bit RISC processor VR4120A CPU core, ATM Cell Processor, Ethernet Controller, USB Controller Block, PCI Controller Block, UTOPIA2 interface and SDRAM interface.

#### **1.1 Features**

- Includes high performance MIPS based 64-bit RISC processor VR4120A
- Can perform RTOS and network middleware (M/W) on the chip
- Includes interface for PROM and flash ROM used for storing boot program
- Includes 32-bit RISC controller in ATM Cell Processor
- Software SAR processing by RISC controller affords flexibility for specification update
- Supports CBR/VBR/UBR service classes
- Includes 2-channel 10/100-Mbps Ethernet controller compliant to IEEE802.3, IEEE 802.3u and IEEE802.3x
- Can directly connect external Ethernet PHY device through 3.3 V MII interface
- Includes USB full speed function controller compliant to USB specification 1.1
- Supports operation conforming to the USB Communication Device Class Specification
- Can directly connect 64-Mbit and 128-Mbit SDRAM as external memory
- Includes 32-bit 33-MHz PCI Bus Master compliant to PCI Specification Rev. 2.2
- Includes 8-bit 16.5/25/33-MHz UTOPIA level 2 interface compliant to ATM Forum af-phy-0039
- Includes boundary scan function (JTAG) compliant to IEEE 1149.1
- Includes Micro Wire interface
- Includes 2-ch general purpose timers
- Using advanced CMOS technology
- Power supply 2.5V(Core)/3.3V(I/O)
- Package 500-pin T-BGA

### **1.2 Ordering Information**

Part Number Package  $\mu$ PD98502N7-H6 500-pin Tape BGA (Heat spread type) (40  $\times$  40)

## **1.3 System Configuration**

The  $\mu$ PD98502 can perform bridging and routing function between ADSL/ATM interface and USB/Ethernet interface and provides this function in a single chip. By selecting user interface, examples of system configuration will be realized as shown below. USB and Ethernet functions will exclusively operate each other.

## **Figure 1-1. Examples of the** µ**PD98502 System Configuration**



**(b) ADSL ROUTER**



## **1.4 Block Diagram (Summary)**



**Figure 1-2. Block Diagram of the** µ**PD98502**

#### **1.5 Block Diagram (Detail)**

#### **1.5.1 VR4120A RISC processor core**

We will support real-time OS running on high performance RISC processor VR4120A core and can perform network protocols (TCP/IP, PPP, SNMP, HTTP etc) to realize ADSL router and modem. Middleware including RTOS will be loaded to SDRAM from external PROM and Flash ROM and by setting write protected area for such an area, high speed processing will be realized together with large size instruction cache.

Features of VR4120A RISC Processor Core are as follows;

- MIPS/I/II/III instruction set will be supported (FPU, LL, LLD, SC, SCD instruction will be excluded)
- Realize high speed processing of application by supporting high speed multiply and accumulate function
- Includes large size cache memory (Instruction: 16 Kbytes, Data: 8 Kbytes)
- Supports up to 1T byte virtual address space by using full associative TLB
- Implements switching function between Big-Endian and Little-Endian

#### **Figure 1-3. Block Diagram of VR4120A RISC Processor**



V<sub>B</sub>4120A RISC Processor Core

SysAD Bus

#### **1.5.2 IBUS**

The IBUS is a 32-bit, 66-MHz high-speed on-chip bus, which enables interconnection each controller blocks. The IBUS supports the following bus protocols;

- Single read/write transfer
- Burst read/write transfer
- Slave lock
- Retry and disconnect
- Bus parking



**Figure 1-4. Block Diagram of IBUS**

#### **1.5.3 System controller**

System Controller is µPD98502's internal system controller. System Controller provides bridging function among the VR4120A System Bus "SysAD", NEC original high-speed on-chip bus "IBUS" and memory bus for SDRAM/PROM/Flash.

Features of System Controller are as follows;

- Implements 4-word prefetch FIFO buffer between SysAD and Memory
- Implements 32-bitx64-word FIFO buffer for each Tx and Rx to IBUS
- Implements 32-bitx 4-word FIFO buffer for each Tx and Rx to HBUS
- Provides bus bridging function among SysAD bus and IBUS (internal bus) and Memory
- Supports Endian Converting function on SysAD bus
- Can directly connect SDRAM (MAX. 32 MBytes) and PROM/Flash (MAX. 8 MBytes) memory
- Supports all VR4120A bus cycles at 66 MHz or 100 MHz
- PROM/Flash data signals multiplexed on SDRAM data signals
- Supports 266-MB/sec (32 bits @66 MHz) bursts on IBUS
- Generates NMI and INT
- Supports NS16550 compatible Universal Asynchronous Receiver/Transmitter (UART)
- Supports separated 2-ch Timer
- Supports Deadman's Switch Unit (Watch Dog Timer)
- Supports Micro Wire interface



#### **Figure 1-5. Block Diagram of System Controller**

#### **1.5.4 ATM cell processor**

By using NEC proprietary 32-bit controller, we will realize ATM Cell processor Unit. ATM Cell processing by firmware realizes more flexibility than before.

Features of ATM Cell Processor are as follows;

- Realize software SAR function by using 32-bit RISC controller (76 MIPS @66 MHz)
- Firmware is downloaded from external memory to Instruction Cache
- Supports 64 VCs
- Supports UTOPIA level 2 (including management interface) as PHY layer interface
- Supports processing AAL2, AAL5, Raw cell (AAL0) and F5 OAM cells
- Supports 3 service classes (CBR, VBR, UBR)
- Supports up to 50 Mbps Cell speed together with upstream and downstream
- Supports fine grain ATM cell shaping in 1cell/sec granularity on per VC basis





### **1.5.5 Ethernet controller**

Ethernet Controller supports 2-channel 10 Mbps/100 Mbps Ethernet MAC (Media Access Control) function and MII (Media Independent Interface) function.

Features of Ethernet Controller are as follows;

- Supports 10 M/100 M Ethernet MAC function compliant to IEEE802.3 and IEEE802.3u
- Supports 3.3 V MII compliant to IEEE802.3u
- Supports full duplex operation for both 100 Mbps and 10 Mbps
- Supports flow control function compliant to IEEE802.3x/D3.2
- Implements 256-Byte FIFO buffer for each Tx and Rx
- Implements address filtering functions for unicast/multicast/broadcast
- Implements MIB counters for network management (MIB II, Ether-like MIB, IEEE802.3LME are supported)
- Implements local DMA controller with individual DMA channels for each Tx and Rx

**Figure 1-7. Block Diagram of Ethernet Controller**



# **Ethernet Controller**

#### **1.5.6 USB controller**

USB Controller provides Full Speed Function device function defined in Universal Serial Bus. Features of USB Controller are as follows;

- Compliant to Universal Serial Bus Specification Rev. 1.1
- Supports Device class function by software running on VR4120A
- Performs 12 Mbps Full Speed USB function device (Hub function will be not supported)
- Can handle Suspend, Resume and Wake-up management signaling
- Supports Remote Wake-up.
- Implements 7 kinds of endpoints (Control, Interrupt IN/OUT, Isochronous IN/OUT, Bulk IN/OUT)
- Implements 64 Bytes FIFO buffer used for Control transfer for Tx
- Implements 128 Bytes FIFO buffer used for Isochronous transfer for Tx
- Implements 128 Bytes FIFO buffer used for Bulk transfer for Tx
- Implements 64 Bytes FIFO buffer used for Interrupt transfer for Tx
- Implements 128 Bytes shared FIFO buffer used for Control/Isochronous/Bulk/Interrupt transfer for Rx
- Implements local DMAC (DMA controller) block
- Can directly connect USB connector through USB dedicated I/O buffer





#### **1.5.7 PCI controller**

PCI Controller provides PCI Bus function defined by PCI SIG. This block is bridging between IBUS and PCI. Features of PCI Controller are as follows;

- 32-bit PCI Interface (up to 33 MHz)
- 32-bit IBUS Interface (up to 33 MHz)
- Supports PCI Dual Address Cycle as master
- 33-MHz-PCI-frequency capable
- Compliant to PCI Local Bus Specification Rev. 2.2
- Compliant to PCI Bus Power Management Interface Rev. 1.1
- Supports up to 16 words burst for each directions
- Implements PCI bus arbiter that supports up to 4 external PCI-master devices at Host-mode



**Figure 1-9. Block Diagram of PCI Bus controller**

**Data Flow** 

.............. Control

## **1.6 Pin Configuration (Bottom View)**

• 500-pin Tape BGA (Heat spread type)  $(40 \times 40)$ µPD98502N7-H6

**Index Mark**



AF AE AD AC AB AA YWV U T R PNML K J HGF E DCB A AK AJ AH AG

## **Pin Name**







# **Special pin name description:**

IC-PDn: Pull Down IC-PDnR: Pull Down with Resistor IC-PUp: Pull Up IC-PUpR: Pull Up with Resistor

**Remark** In this document, XXX\_B stands for active low pin.
## **1.7 Pin Function**

Symbol of I/O column indicates following status in this section.

- I : Input
- O : Output
- I/O : Bidirection
- I/OZ : Bidirection (Include Hi-Z state)
- I/OD : Bidirection (Open drain output)
- OZ : Output (Include Hi-Z state)
- OD : Output (Open drain)

# **1.7.1 Power supply**



# **1.7.2 System PLL power supply**



### **1.7.3 USB PLL power supply**



# **1.7.4 System control interface**



# **1.7.5 Memory interface**



Preliminary User's Manual S15543EJ1V0UM **39**



## **1.7.6 PCI interface**



Preliminary User's Manual S15543EJ1V0UM **41**



# **1.7.7 ATM interface**

# **1.7.7.1 UTOPIA management interface**



## **1.7.7.2 UTOPIA data interface**



# **1.7.8 Ethernet interface**

# **1.7.8.1 Ethernet interface (Channel 1)**



# **1.7.8.2 Ethernet interface (Channel 2)**



## **1.7.9 USB interface**



# **1.7.10 UART interface**



# **1.7.11 Micro Wire interface**



# **1.7.12 Parallel port interface**



# **1.7.13 Boundary scan interface**



# **1.7.14 I.C. – open**



# **1.7.15 I.C.– pull down**



# **1.7.16 I.C. – pull down with resistor**



# **1.7.17 I.C. – pull up**



# **1.8 I/O Register Map**







Preliminary User's Manual S15543EJ1V0UM **51**



# **Base address**



### **1.9 Memory Map**

Using a 32-bit address, the processor physical address space encompasses 4 Gbytes. VR4120A uses this 4-Gbyte physical address space as shown in the following figure.



**Figure 1-10. Memory Map**

### **1.10 Reset Configuration**

The falling edge of Clock Control Unit (CCU)'s reset line (RST\_B) serves as the µPD98502's internal reset. The System Controller generates the IBUS reset signal using RST\_B for the global reset of the  $\mu$ PD98502. After 4 IBUS clock (SDCLK), the System Controller deasserts the IBUS reset signal synchronously with IBUS clock (66 MHz). And also the System Controller generates the internal Cold Reset signal and Hot Reset signal for performing the cold reset of VR4120A. Once power to the µPD98502 is established, the System Controller asserts internal CLKSET signal, internal Cold Reset (COLDRST#) signal and internal Hot Reset (HOTRST#) signal at the falling edge of RST\_B signal. After 2 VR4120A clock (internal VCLOCK) cycles at rising edge of the RST\_B, the System Controller deasserts the CLKSET signal synchronously with "clkm". Then 16 "clkm" cycles (see section **1.12**) at the rising edge of the RST\_B signal, the System Controller deasserts the COLDRST# synchronously with "clkm". And also the System Controller deasserts the HOTRST# synchronously with "clkm" after 16 "clkm" clock cycles at deassertion of the COLDRST#.





**54** Preliminary User's Manual S15543EJ1V0UM

# **1.11 Interrupts**

The controller supports maskable interrupts and Non-Maskable to the CPU.





# **1.12 Clock Control Unit**

This section describe µPD98502's internal clock is supplied by Clock Control Unit (CCU) with following figure.



**Figure 1-13. Block Diagram of Clock Control Unit**

**56** Preliminary User's Manual S15543EJ1V0UM

### **CHAPTER 2 VR4120A**

### **Caution The** µ**PD98502 doesn't support MIPS16 instructions.**

This chapter describes an VR4120A RISC Processor Core operation (MIPS instruction, Pipeline, etc.). Following in this Document, it is call for VR4120A RISC Processor Core with "VR4120A" or "VR4120A Core" simply.

# **2.1 Overview for VR4120A**

Figure 2-1 shows the internal block diagram of the VR4120A core.

In addition to the conventional high-performance integer operation units, this CPU core has the full-associative format translation look aside buffer (TLB), which has 32 entries that provide mapping to 2-page pairs (odd and even) for one entry. Moreover, it also has instruction caches, data caches, and bus interface.



**Figure 2-1. VR4120A Core Internal Block Diagram**

### **2.1.1 Internal block configuration**

### **2.1.1.1 CPU**

CPU has hardware resources to process an integer instruction. They are the 64-bit register file, 64-bit integer data bus, and multiply-and-accumulate operation unit.

### **2.1.1.2 Coprocessor 0 (CP0)**

CP0 incorporates a memory management unit (MMU) and exception handling function. MMU checks whether there is an access between different memory segments (user, supervisor, and kernel) by executing address conversion. The translation lookaside buffer (TLB) converts virtual addresses to physical addresses.

#### **2.1.1.3 Instruction cache**

The instruction cache employs direct mapping, virtual index, and physical tag. Its capacity is 16 Kbytes.

#### **2.1.1.4 Data cache**

The data cache employs direct mapping, virtual index, physical tag, and write back. Its capacity is 8 Kbytes.

### **2.1.1.5 CPU bus interface**

The CPU bus interface controls data transmission/reception between the VR4120A and the BCU, which is one of peripheral units. The VR4120A interface consists of two 32-bit multiplexed address/data buses (one is for input, and another is for output), clock signals, and control signals such as interrupts.

#### **2.1.2 VR4120A registers**

The VR4120A has the following registers.

 $\Diamond$  general-purpose register (GPR): 64 bits  $\times$  32

In addition, the processor provides the following special registers:

- $\div$  64-bit Program Counter (PC)
- $\div$  64-bit HI register, containing the integer multiply and divide upper doubleword result
- $\div$  64-bit LO register, containing the integer multiply and divide lower doubleword result

Two of the general-purpose registers have assigned the following functions:

- $\div$  r0 is hardwired to a value of zero, and can be used as the target register for any instruction whose result is to be discarded. r0 can also be used as a source when a zero value is needed.
- $\div$  r31 is the link register used by link instruction, such as JAL (Jump and Link) instructions. This register can be used for other instructions. However, be careful that use of the register by a link instruction will not coincide with use of the register for other operations.

The register group is provided within the CP0 (system control coprocessor), to process exceptions and to manage addresses.

CPU registers can operate as either 32-bit or 64-bit registers, depending on the VR4120A processor operation mode.

Figure 2-2 shows the CPU registers.



**Figure 2-2. VR4120A Registers**

The VR4120A has no Program Status Word (PSW) register as such; this is covered by the Status and Cause registers incorporated within the System Control Coprocessor (CP0).

The CP0 registers are used for exception handling or address management. The overview of these registers is described in **2.1.5 Coprocessors (CP0)**.

### **2.1.3 VR4120A instruction set overview**

For CPU instructions, there are only one type of instructions – 32-bit length instruction (MIPS III).

### **2.1.3.1 MIPS III instruction**

All the CPU instructions are 32-bit length when executing MIPS III instructions, and they are classified into three instruction formats as shown in Figure 2-3: immediate (I-type), jump (J-type), and register (R-type). The field of each instruction format is described in **Section 2.2 MIPS III Instruction Set Summary**.



**Figure 2-3. CPU Instruction Formats (32-bit Length Instruction)**

The instruction set can be further divided into the following five groupings:

- (a) Load and store instructions move data between memory and general-purpose registers. They are all immediate (I-type) instructions, since the only addressing mode supported is base register plus 16-bit, signed immediate offset.
- (b) Computational instructions perform arithmetic, logical, shift, and multiply and divide operations on values in registers. They include R-type (in which both the operands and the result are stored in registers) and I-type (in which one operand is a 16-bit signed immediate value) formats.
- (c) Jump and branch instructions change the control flow of a program. Jumps are always made to an absolute address formed by combining a 26-bit target address with the high-order bits of the Program Counter (J-type format) or register address (R-type format). The format of the branch instructions is I type. Branches have 16-bit offsets relative to the Program Counter. JAL instructions save their return address in register 31.
- (d) Coprocessor 0 (System Control Coprocessor, CP0) instructions perform operations on CP0 registers to control the memory-management and exception-handling facilities of the processor.
- (e) Special instructions perform system calls and breakpoint operations, or cause a branch to the general exception-handling vector based upon the result of a comparison. These instructions occur in both R-type and I-type formats.

For the operation of each instruction, refer to **Section 2.2 MIPS III Instruction Set Summary** and **APPENDIX A MIPS III INSTRUCTION SET DETAILS**.

#### **2.1.4 Data formats and addressing**

The VR4120A uses following four data formats:

- $\Leftrightarrow$  Doubleword (64 bits)
- $\diamond$  Word (32 bits)
- $\Leftrightarrow$  Halfword (16 bits)
- $\Leftrightarrow$  Byte (8 bits)

For the  $\mu$ PD98502, byte ordering within all of the larger data formats - halfword, word, doubleword - can be configured in either big-endian or little-endian order.

Endianness refers to the location of byte 0 within the multi-byte data structure.

When configured as a little-endian system, byte 0 is always the least-significant (rightmost) byte, which is compatible with iAPX™ and DEC VAX™ conventions. Figures 2-4 and 2-5 show this configuration.





**Remarks 1.** The lowest byte is the lowest address.

**2.** The address of word data is specified by the lowest byte's address.





**Remarks 1.** The lowest byte is the lowest address.

**2.** The address of word data is specified by the lowest byte's address.

The CPU core uses the following byte boundaries for halfword, word, and doubleword accesses:

- $\div$  Halfword: An even byte boundary (0, 2, 4...)
- $\Diamond$  Word: A byte boundary divisible by four (0, 4, 8...)
- $\Diamond$  Doubleword: A byte boundary divisible by eight (0, 8, 16...)

The following special instructions to load and store data that are not aligned on 4-byte (word) or 8-byte (doubleword) boundaries:



These instructions are used in pairs to provide an access to misaligned data. Accessing misaligned data incurs one additional instruction cycle over that required for accessing aligned data.

Figure 2-6 shows the access of a misaligned word that has byte address 3 for the little-endian conventions.

**Figure 2-6. Misaligned Word Accessing (Little-Endian)**

High-order address



24 23	16 15		

Low-order address

### **2.1.5 Coprocessors (CP0)**

MIPS ISA defines 4 types of coprocessors (CP0 to CP3).

- CP0 translates virtual addresses to physical addresses, switches the operating mode (kernel, supervisor, or user mode), and manages exceptions. It also controls the cache subsystem to analyze a cause and to return from the error state.
- CP1 is reserved for floating-point instructions.
- CP2 is reserved for future definition by MIPS.
- CP3 is no longer defined. CP3 instructions are reserved for future extensions.

Figure 2-7 shows the definitions of the CP0 register, and Table 2-1 shows simple descriptions of each register. For the detailed descriptions of the registers related to the virtual system memory, refer to **Section 2.4 Memory Management System**. For the detailed descriptions of the registers related to exception handling, refer to **Section 2.5 Exception Processing**.



#### **Figure 2-7. CP0 Registers**

**Notes 1.** for Memory management

**2.** for Exception handling

**Remark** RFU: Reserved for future use



### **Table 2-1. System Control Coprocessor (CP0) Register Definitions**

Note This register is defined to maintain compatibility with the VR4100™. This register is not used in the  $\mu$ PD98502 hardware.

# **2.1.6 Floating-point unit (FPU)**

The VR4120A does not support the floating-point unit (FPU). Coprocessor Unusable exception will occur if any FPU instructions are executed. If necessary, FPU instructions should be emulated by software in an exception handler.

#### **2.1.7 CPU core memory management system (MMU)**

The VR4120A has a 32-bit physical addressing range of 4 Gbytes. However, since it is rare for systems to implement a physical memory space as large as that memory space, the CPU provides a logical expansion of memory space by translating addresses composed in the large virtual address space into available physical memory addresses. The VR4120A supports the following two addressing modes:

- 32-bit mode, in which the virtual address space is divided into 2 Gbytes for user process and 2 Gbytes for the kernel.
- 64-bit mode, in which the virtual address is expanded to 1 Tbyte  $(2^{40}$  bytes) of user virtual address space.

A detailed description of these address spaces is given in **Section 2.4 Memory Management System**.

#### **2.1.8 Translation lookaside buffer (TLB)**

Virtual memory mapping is performed using the translation lookaside buffer (TLB). The TLB converts virtual addresses to physical addresses. It runs by a full-associative method. It has 32 entries, each mapping a pair of pages having a variable size (1 KB to 256 KB).

### **2.1.8.1 Joint TLB (JTLB)**

JTLB holds both an instruction address and data address.

For fast virtual-to-physical address decoding, the VR4120A uses a large, fully associative TLB (joint TLB) that translates 64 virtual pages to their corresponding physical addresses. The TLB is organized as 32 pairs of even-odd entries, and maps a virtual address and address space identifier (ASID) into the 4-Gbyte physical address space.

The page size can be configured, on a per-entry basis, to map a page size of 1 KB to 256 KB. A CP0 register stores the size of the page to be mapped, and that size is entered into the TLB when a new entry is written. Thus, operating systems can provide special purpose maps; for example, a typical frame buffer can be memory-mapped using only one TLB entry.

Translating a virtual address to a physical address begins by comparing the virtual address from the processor with the physical addresses in the TLB; there is a match when the virtual page number (VPN) of the address is the same as the VPN field of the entry, and either the Global (G) bit of the TLB entry is set, or the ASID field of the virtual address is the same as the ASID field of the TLB entry.

This match is referred to as a TLB hit. If there is no match, a TLB Miss exception is taken by the processor and software is allowed to refill the TLB from a page table of virtual/physical addresses in memory.

#### **2.1.9 Operating modes**

The VR4120A has three operating modes:

- User mode
- $\Leftrightarrow$  Supervisor mode
- $\Leftrightarrow$  Kernel mode

The manner in which memory addresses are translated or mapped depends on these operating modes. Refer to **Section 2.4 Memory Management System** for details.

#### **2.1.10 Cache**

The VR4120A chip incorporates instruction and data caches, which are independent of each other. This configuration enables high-performance pipeline operations. Both caches have a 64-bit data bus, enabling a oneclock access. These buses can be accessed in parallel. The instruction cache of the VR4120A has a storage capacity of 16 KB, while the data cache has a capacity of 8 KB.

A detailed description of caches is given in **Section 2.7 Cache Memory**.

### **2.1.11 Instruction pipeline**

The VR4120A has a 6-stage instruction pipeline. Under normal circumstances, one instruction is issued each cycle.

A detailed description of pipeline is provided in **Section 2.3 Pipeline**.

### **2.2 MIPS III Instruction Set Summary**

This section is an overview of the MIPS III ISA central processing unit (CPU) instruction set; refer to **APPENDIX A MIPS III INSTRUCTION SET DETAILS** for detailed descriptions of individual CPU instructions.

### **2.2.1 MIPS III ISA instruction formats**

Each MIPS III ISA CPU instruction consists of a single 32-bit word, aligned on a word boundary. There are three instruction formats - immediate (I-type), jump (J-type), and register (R-type) - as shown in Figure 2-8. The use of a small number of instruction formats simplifies instruction decoding, allowing the compiler to synthesize more complicated and less frequently used instruction and addressing modes from these three formats as needed.



#### **Figure 2-8. MIPS III ISA CPU Instruction Formats**

#### **2.2.1.1 Support of the MIPS ISA**

The VR4120A CORE does not support a multiprocessor operating environment. Thus the synchronization support instructions defined in the MIPS II and MIPS III ISA - the load linked and store conditional instructions - cause reserved instruction exception. The load/link (LL) bit is eliminated.

# **Caution That the SYNC instruction is handled as a NOP instruction since all load/store instructions in this processor are executed in program order.**

#### **2.2.2 Instruction classes**

The CPU instructions are classified into five classes.

### **2.2.2.1 Load and store instructions**

Load and store are immediate (I-type) instructions that move data between memory and general registers. The only addressing mode that load and store instructions directly support is base register plus 16-bit signed immediate offset.

#### **(1) Scheduling a load delay slot**

A load instruction that does not allow its result to be used by the instruction immediately following is called a delayed load instruction. The instruction slot immediately following this delayed load instruction is referred to as the load delay slot.

In the VR4000 Series™, a load instruction can be followed directly by an instruction that accesses a register that is loaded by the load instruction. In this case, however, an interlock occurs for a necessary number of cycles. Any instruction can follow a load instruction, but the load delay slot should be scheduled appropriately for both performance and compatibility with the VR Series<sup>™</sup> microprocessors. For detail, see **Section 2.3 Pipeline**.

#### **(2) Store delay slot**

When a store instruction is writing data to a cache, the data cache is kept busy at the DC and WB stages. If an instruction (such as load) that follows directly the store instruction accesses the data cache in the DC stage, a hardware-driven interlock occurs. To overcome this problem, the store delay slot should be scheduled.

#### **Table 2-2. Number of Delay Slot Cycles Necessary for Load and Store Instructions**



### **(3) Defining access types**

Access type indicates the size of a VR4120A data item to be loaded or stored, set by the load or store instruction opcode. Access types and accessed byte are shown in Table 2-3.

Regardless of access type or byte ordering (endianness), the address given specifies the low-order byte in the addressed field. For a little-endian configuration, the low-order byte is the least-significant byte.

The access type, together with the low-order three bits of the address, defines the bytes accessed within the addressed doubleword (shown in Table 2-3). Only the combinations shown in Table 2-3 are permissible; other combinations cause address error exceptions.

Tables 2-4 and 2-5 list the ISA-defined load/store instructions and extended-ISA instructions, respectively.



# **Table 2-3. Byte Specification Related to Load and Store Instructions**

### **Table 2-4. Load/Store Instruction**



Instruction	Format and Description	op	base	rt	offset			
Store Word Left	SWL rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. Shifts to the right the contents of register rt so that the left-most byte of the word is in the position of the address-specified byte. The result is stored to the lower word in memory.							
Store Word Right	SWR rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. Shifts to the left the contents of register it so that the right-most byte of the word is in the position of the address-specified byte. The result is stored to the upper word in memory.							
<b>Load Doubleword</b>	LD rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The doubleword of the memory location specified by the address are loaded into register rt.							
<b>Load Doubleword Left</b>	LDL rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. Shifts to the left the double word whose address is specified so that the address-specified byte is at the left-most position of the double word. The result of the shift operation is merged with the contents of register it and loaded to register rt.							
Load Doubleword Right	LDR rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. Shifts to the right the double word whose address is specified so that the address-specified byte is at the right-most position of the double word. The result of the shift operation is merged with the contents of register it and loaded to register it.							
Load Word Unsigned	LWU rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The word of the memory location specified by the address are zero extended and loaded into register rt.							
Store Doubleword	SD rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The contents of register rt are stored to the memory location specified by the address.							
Store Doubleword Left	SDL rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. Shifts to the right the contents of register rt so that the left-most byte of the double word is in the position of the address-specified byte. The result is stored to the lower doubleword in memory.							
Store Doubleword Right	SDR rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. Shifts to the left the contents of register rt so that the right-most byte of the double word is in the position of the address-specified byte. The result is stored to the upper doubleword in memory.							

**Table 2-5. Load/Store Instruction (Extended ISA)**

### **2.2.2.2 Computational instructions**

Computational instructions perform arithmetic, logical, and shift operations on values in registers. Computational instructions can be either in register (R-type) format, in which both operands are registers, or in immediate (I-type) format, in which one operand is a 16-bit immediate.

Computational instructions are classified as:

- (1) ALU immediate instructions
- (2) Three-operand type instructions
- (3) Shift instructions
- (4) Multiply/divide instructions

To maintain data compatibility between the 64- and 32-bit modes, it is necessary to sign-extend 32-bit operands correctly. If the sign extension is not correct, the 32-bit operation result is meaningless.



#### **Table 2-6. ALU Immediate Instruction**



# **Table 2-7. ALU Immediate Instruction (Extended ISA)**

# **Table 2-8. Three-Operand Type Instruction**

 $\overline{a}$ 




# **Table 2-9. Three-Operand Type Instruction (Extended ISA)**

# **Table 2-10. Shift Instruction**







# **Table 2-12. Multiply/Divide Instructions**





# **Table 2-13. Multiply/Divide Instructions (Extended ISA)**

MFHI and MFLO instructions after a multiply or divide instruction generate interlocks to delay execution of the next instruction, inhibiting the result from being read until the multiply or divide instruction completes.

Table 2-14 gives the number of processor cycles (PCycles) required to resolve interlock or stall between various multiply or divide instructions and a subsequent MFHI or MFLO instruction.



## **Table 2-14. Number of Stall Cycles in Multiply and Divide Instructions**

#### **2.2.2.3 Jump and branch instructions**

Jump and branch instructions change the control flow of a program. All jump and branch instructions occur with a delay of one instruction: that is, the instruction immediately following the jump or branch instruction (this is known as the instruction in the delay slot) always executes while the target instruction is being fetched from memory. For instructions involving a link (such as JAL and BLTZAL), the return address is saved in register r31.

#### **Table 2-15. Number of Delay Slot Cycles in Jump and Branch Instructions**



## **(1) Overview of jump instructions**

Subroutine calls in high-level languages are usually implemented with J or JAL instructions, both of which are Jtype instructions. In J-type format, the 26-bit target address shifts left 2 bits and combines with the high-order 4 bits of the current program counter to form a 32-bit or 64-bit absolute address.

Returns, dispatches, and cross-page jumps are usually implemented with the JR or JALR instructions. Both are R-type instructions that take the 32-bit or 64-bit byte address contained in one of the general registers.

For more information, refer to **APPENDIX A MIPS III INSTRUCTION SET DETAILS**.

### **(2) Overview of branch instructions**

A branch instruction has a PC-related signed 16-bit offset.

Tables 2-16 through 2-18 show the lists of Jump, Branch, and Expanded ISA instructions, respectively.

## **Table 2-16. Jump Instruction**







There are the following common restrictions for Tables 2-17 and 2-18.

#### **(3) Branch address**

All branch instruction target addresses are computed by adding the address of the instruction in the delay slot to the 16-bit offset (shifted left by 2 bits and sign-extended to 64 bits). All branches occur with a delay of one instruction.

#### **(4) Operation when unbranched (Table 2-18)**

If the branch condition does not meet in executing a likely instruction, the instruction in its delay slot is nullified. For all other branch instructions, the instruction in its delay slot is unconditionally executed.

**Remark** The target instruction of the branch is fetched at the EX stage of the branch instruction. Comparison of the operands of the branch instruction and calculation of the target address is performed at phase 2 of the RF stage and phase 1 of the EX stage of the instruction. Branch instructions require one cycle of the branch delay slot defined by the architecture. Jump instructions also require one cycle of delay slot. If the branch condition is not satisfied in a branch likely instruction, the instruction in its delay slot is nullified.

There are special symbols used in the instruction formats of Tables 2-17 through 2-21.



# **Table 2-17. Branch Instructions**









# **Table 2-18. Branch Instructions (Extended ISA)**





# **2.2.2.4 Special instructions**

Special instructions generate software exceptions. Their formats are R-type (Syscall, Break). The Trap instruction is available only for the VR4000 Series. All the other instructions are available for all VR Series.



# **Table 2-19. Special Instructions**

# **Table 2-20. Special Instructions (Extended ISA) (1/2)**







# **2.2.2.5 System control coprocessor (CP0) instructions**

System control coprocessor (CP0) instructions perform operations specifically on the CP0 registers to manipulate the memory management and exception handling facilities of the processor.







# **Table 2-21. System Control Coprocessor (CP0) Instructions (2/2)**





# **2.3 Pipeline**

This section describes the basic operation of the VR4120A Core pipeline, which includes descriptions of the delay slots (instructions that follow a branch or load instruction in the pipeline), interrupts to the pipeline flow caused by interlocks and exceptions, and CP0 hazards.

#### **2.3.1 Pipeline stages**

The pipeline is controlled by PClock(one cycle of PClock which runs at 4-times frequency of MasterClock) and one cycle of this PClock is called PCycle. Each pipeline stage takes one PCycle.

#### **2.3.1.1 Pipeline in MIPS III instruction mode**

The VR4120A has a five-stage instruction pipeline; each stage takes one PCycle, and each PCycle has two phases: Φ1 and Φ2, as shown in Figure 2-9. Thus, the execution of each instruction takes at least 5 PCycles. An instruction can take longer - for example, if the required data is not in the cache, the data must be retrieved from main memory.





The five pipeline stages are:

- $\div$  IF Instruction cache fetch
- $\Leftrightarrow$  RF Register fetch
- $\div$  EX Execution
- $\triangle$  DC Data cache fetch
- $\Leftrightarrow$  WB Write back

Figure 2-10 shows the five stages of the instruction pipeline. In this figure, a row indicates the execution process of each instruction, and a column indicates the processes executed simultaneously.



## **Figure 2-10. Instruction Execution in the Pipeline**

## **2.3.1.2 Pipeline activities**

# **(1) MIPS III instruction**

Figure 2-11 shows the activities that can occur during each pipeline stage in MIPS III Instruction mode. Table 2-22 describes these pipeline activities.



**Figure 2-11. Pipeline Activities (MIPS III)**



# **Table 2-22. Operation in Each Stage of Pipeline (MIPS III)**

### **2.3.2 Branch delay**

During a VR4120A's pipeline operation, a one-cycle branch delay occurs when:

- Target address is calculated by a Jump instruction
- Branch condition of branch instruction is met and then logical operation starts for branch-destination comparison

The instruction location following the Jump/Branch instruction is called a branch delay slot.

The instruction address generated at the EX stage in the Jump/Branch instruction are available in the IF stage, two instructions later. In MIPS III instruction mode, branch delay is two cycles. One instruction in the branch delay slot is executed, except for likely instruction.

Figure 2-12 illustrates the branch delay and the location of the branch delay slot during MIPS III instruction mode.



**Figure 2-12. Branch Delay (In MIPS III Instruction Mode)**

#### **2.3.3 Load delay**

In the case of a load instruction, 2 cycles are required for the DC stage, for reading from the data cache and performing data alignment. In this case, the hardware automatically generates on interlock.

A load instruction that does not allow its result to be used by the instruction immediately following is called a delayed load instruction. The instruction immediately following this delayed load instruction is referred to as the load delay slot.

In the VR4120A, the instruction immediately following a load instruction can use the contents of the loaded register, however in such cases hardware interlocks insert additional delay cycles. Consequently, scheduling load delay slots can be desirable, both for performance and VR-Series processor compatibility.

## **2.3.4 Pipeline operation**

The operation of the pipeline is illustrated by the following examples that describe how typical instructions are executed. The instructions described are six: ADD, JALR, BEQ, TLT, LW, and SW. Each instruction is taken through the pipeline and the operations that occur in each relevant stage are described.

# **2.3.4.1 Add instruction (ADD rd, rs, rt)**



WB stage During Φ1, the WB latch feeds the data to the inputs of the register file, which is addressed by the rd field. The file write strobe is enabled. By the end of  $\Phi$ 1, the data is written into the file.

# **Figure 2-13. ADD Instruction Pipeline Activities (In MIPS III Instruction Mode)**



# **2.3.4.2 Jump and link register instruction (JALR rd, rs)**

IF stage	Same as the IF stage for the ADD instruction.						
IT stage	Same as the IT stage for the ADD instruction.						
RF stage	A register specified in the rs field is read from the file during $\Phi$ at the RF stage, and the value						
	read from the rs register is input to the virtual PC latch synchronously. This value is used to						
	fetch an instruction at the jump destination. The value of the virtual PC incremented during the						
	IF stage is incremented again to produce the link address $PC + 8$ where PC is the address of						
	the JALR instruction. The resulting value is the PC to which the program will eventually return.						
	This value is placed in the Link output latch of the Instruction Address unit.						
EX stage	The PC $+$ 8 value is moved from the Link output latch to the output latch of the EX stage.						
DC stage	The PC $+$ 8 value is moved from the output latch of the EX stage to the output latch of the DC						
	stage.						
WB stage	Refer to the ADD instruction. Note that if no value is explicitly provided for rd then register 31 is						
	used as the default. If rd is explicitly specified, it cannot be the same register addressed by rs;						

**Figure 2-14. JALR Instruction Pipeline Activities (In MIPS III Instruction Mode)**



if it is, the result of executing such an instruction is undefined.

## **2.3.4.3 Branch on equal instruction (BEQ rs, rt, offset)**



- IT stage Same as the IT stage for the ADD instruction.
- RF stage During Φ2, the register file is addressed with the rs and rt fields. A check is performed to determine if each corresponding bit position of these two operands has equal values. If they are equal, the PC is set to PC + target, where target is the sign-extended offset field. If they are not equal, the PC is set to  $PC + 4$ .
- EX stage The next PC resulting from the branch comparison is valid at the beginning of Φ2 for instruction fetch.

DC stage This stage is a NOP for this instruction.

WB stage This stage is a NOP for this instruction.

### **Figure 2-15. BEQ Instruction Pipeline Activities (In MIPS III Instruction Mode)**



# **2.3.4.4 Trap if less than instruction (TLT rs, rt)**

IF stage Same as the IF stage for the ADD instruction.

RF stage Same as the RF stage for the ADD instruction.

EX stage ALU controls are set to do an A - B operation. The operands flow into the ALU inputs, and the ALU operation is started. The result of the ALU operation is latched into the ALU output latch during Φ1. The sign bits of operands and of the ALU output latch are checked to determine if a less than condition is true. If this condition is true, a Trap exception occurs. The value in the PC register is used as an exception vector value, and from now on any instruction will be invalid.

DC stage No operation

WB stage The value of the PC is loaded to EPC register if the less than condition was met in the EX stage. The Cause register ExCode field and BD bit are updated appropriately, as is the EXL bit of the Status register. If the less than condition was not met in the EX stage, no activity occurs in the WB stage.





# **2.3.4.5 Load word instruction (LW rt, offset (base))**



After passing through the load aligner, aligned data is placed in the DC output latch during  $\Phi$ 2. WB stage During Φ1, the cache read data is written into the register file addressed by the rt field.

**Figure 2-17. LW Instruction Pipeline Activities (In MIPS III Instruction Mode)**

		PCycle								
PClock										
Phase										$\Phi$ 1   $\Phi$ 2   $\Phi$ 1   $\Phi$ 2   $\Phi$ 1   $\Phi$ 2   $\Phi$ 1   $\Phi$ 2   $\Phi$ 1   $\Phi$ 2
Cycle	IF <sub>1</sub>	IF <sub>2</sub>	RF <sub>1</sub>	RF <sub>2</sub>	EX <sub>1</sub>	EX <sub>2</sub>	DC <sub>1</sub>	DC <sub>2</sub>	WB1	WB <sub>2</sub>
	<b>IDC</b>	<b>ICA</b>								
	<b>ITLB</b>	<b>ITC</b>	<b>IDEC</b>	<b>RF</b>	EX	<b>DCA</b>	DL.			
					<b>DVA</b>	DTLB	DT		<b>WB</b>	

## **2.3.4.6 Store word instruction (SW rt, offset (base))**



IT stage Same as the IT stage for the ADD instruction.

RF stage Same as the RF stage for the LW instruction.

EX stage Refer to the LW instruction for a calculation of the effective address. From the RF output latch, the GPR[rt] is sent through the bypass multiplexer and into the main shifter, where the shifter performs the byte-alignment operation for the operand. The results of the ALU are latched in the output latches during  $\Phi$ 1. The shift operations are latched in the output latches during  $\Phi$ 2. DC stage Refer to the LW instruction for a description of the cache access.

WB stage If there was a cache hit, the content of the store data output latch is written into the data cache at the appropriate word location.

> Note that all store instructions use the data cache for two consecutive PCycles. If the following instruction requires use of the data cache, the pipeline is slipped for one PCycle to complete the writing of an aligned store data.





# **2.3.5 Interlock and exception handling**

Smooth pipeline flow is interrupted when cache misses or exceptions occur, or when data dependencies are detected. Interruptions handled using hardware, such as cache misses, are referred to as interlocks, while those that are handled using software are called exceptions. As shown in Figure 2-19, all interlock and exception conditions are collectively referred to as faults.





At each cycle, exception and interlock conditions are checked for all active instructions.

Because each exception or interlock condition corresponds to a particular pipeline stage, a condition can be traced back to the particular instruction in the exception/interlock stage, as shown in Table 2-23. For instance, an LDI Interlock is raised in the Register Fetch (RF) stage.

Tables 2-24 and 2-25 describe the pipeline interlocks and exceptions listed in Table 2-23.





**Remark** In the above table, exception conditions are listed up in higher priority order.

# **Table 2-24. Pipeline Interlock**



# **Table 2-25. Description of Pipeline Exception**



### **2.3.5.1 Exception conditions**

When an exception condition occurs, the relevant instruction and all those that follow it in the pipeline are cancelled. Accordingly, any stall conditions and any later exception conditions that may have referenced this instruction are inhibited; there is no benefit in servicing stalls for a cancelled instruction.

When an exceptional conditions is detected for an instruction, the VR4120A will discard it and all following instructions. When this instruction reaches the WB stage, the exception flag and various information items are written to CP0 registers. The current PC is changed to the appropriate exception vector address and the exception bits of earlier pipeline stages are cleared.

This implementation allows all preceding instructions to complete execution and prevents all subsequent instructions from completing. Thus the value in the EPC is sufficient to restart execution. It also ensures that exceptions are taken in the order of execution; an instruction taking an exception may itself be killed by an instruction further down the pipeline that takes an exception in a later cycle.



**Figure 2-20. Exception Detection**

# **2.3.5.2 Stall conditions**

Stalls are used to stop the pipeline for conditions detected after the RF stage. When a stall occurs, the processor will resolve the condition and then the pipeline will continue. Figure 2-21 shows a data cache miss stall, and Figure 2- 22 shows a CACHE instruction stall.



**Figure 2-21. Data Cache Miss Stall**

If the cache line to be replaced is dirty — the W bit is set — the data is moved to the internal write buffer in the next cycle. The write-back data is returned to memory. The last word in the data is returned to the cache at 3, and pipelining restarts.





When the CACHE instruction enters the DC stage, the pipeline stalls while the CACHE instruction is executed. The pipeline begins running again when the CACHE instruction is completed, allowing the instruction fetch to proceed.

### **2.3.5.3 Slip conditions**

During Φ2 of the RF stage and Φ1 of the EX stage, internal logic will determine whether it is possible to start the current instruction in this cycle. If all of the source operands are available (either from the register file or via the internal bypass logic) and all the hardware resources necessary to complete the instruction will be available whenever required, then the instruction "run"; otherwise, the instruction will "slip". Slipped instructions are retired on subsequent cycles until they issue. The backend of the pipeline (stages DC and WB) will advance normally during slips in an attempt to resolve the conflict. NOPs will be inserted into the bubble in the pipeline. Instructions killed by branch likely instructions, ERET or exceptions will not cause slips.





Load Data Interlock is detected in the RF stage shown in as Figure 2-23 and also the pipeline slips in the stage. Load Data Interlock occurs when data fetched by a load instruction and data moved from HI, LO or CP0 registers is required by the next immediate instruction. The pipeline begins running again when the clock after the target of the load is read from the data cache, HI, LO and CP0 registers. The data returned at the end of the DC stage is input into the end of the RF stage, using the bypass multiplexers.





MD Busy Interlock is detected in the RF stage as shown in Figure 2-24 and also the pipeline slips in the stage. MD Busy Interlock occurs when HI/LO register is required by MFHI/MFLO instruction before finishing Mult/Div execution. The pipeline begins running again the clock after finishing Mult/Div execution. The data returned from the HI/LO register at the end of the DC stage is input into the end of the RF stage, using the bypass multiplexers.

Store-Load Interlock is detected in the EX stage and the pipeline slips in the RF stage. Store-Load Interlock occurs when store instruction followed by load instruction is detected. The pipeline begins running again one clock after.

Coprocessor 0 Interlock is detected in the EX stage and the pipeline slips in the RF stage. A coprocessor interlock occurs when an MTC0 instruction for the Configuration or Status register is detected.

The pipeline begins running again one clock after.

#### **2.3.5.4 Bypassing**

In some cases, data and conditions produced in the EX, DC and WB stages of the pipeline are made available to the EX stage (only) through the bypass data path.

Operand bypass allows an instruction in the EX stage to continue without having to wait for data or conditions to be written to the register file at the end of the WB stage. Instead, the Bypass Control Unit is responsible for ensuring data and conditions from later pipeline stages are available at the appropriate time for instructions earlier in the pipeline.

The Bypass Control Unit is also responsible for controlling the source and destination register addresses supplied to the register file.

## **2.3.6 Program compatibility**

The VR4120A core is designed taking into consideration program compatibility with other VR-Series processors. However, because the VR4120A differs from other processors in its architecture, it may not be able to run some programs that run on other processors. Likewise, programs that run on the VR4120A will not necessarily run on other processors. Matters which should be paid attention to when porting programs between the VR4120A core and other VR-Series processors are listed below.

- The VR4120A core does not support floating-point instructions since it has no Floating-Point Unit (FPU).
- Multiply-add instructions (DMACC, MACC) are added in the VR4120A.
- Instructions for power modes (HIBERNATE, STANDBY, SUSPEND) are added in the VR4120A to support power modes.
- The VR4120A does not have the LL bit to perform synchronization of multiprocessing. Therefore, the CPU core does not support instructions which manipulate the LL bit (LL, LLD, SC, SCD).
- A 16-bit length MIPS16 instruction set is added in the VR4120A (but the µPD98502 does not support MIPS16 mode).
- The CP0 hazards of the VR4120A are equally or less stringent than those of other processors (for details, see **APPENDIX B VR4120A COPROCESSOR 0 HAZARDS**).
- An instruction for debug has been added for the VR4120A. However, this instruction cannot be used for the VR4120A.

For more information, refer to APPENDIX A MIPS III INSTRUCTION SET DETAILS, the VR4100, VR4111™ User's Manual, or the VR4300™ User's Manual.

The list of instructions supported by VR-Series products is shown below.

Instruction	Product	<b>VR4100</b> V <sub>R4102™</sub>	<b>V<sub>R</sub>4111</b>	<b>VR4120A</b> Core	<b>VR4300</b> V <sub>R4305™</sub> VR4310™	V <sub>R5000™</sub> V <sub>R10000™</sub>	
MIPS I instruction set		$\mathbf{O}$	$\overline{O}$	$\mathbf{O}$	$\mathbf{O}$	$\Omega$	
MIPS II instruction set		$\mathbf{O}$	$\Omega$	$\mathcal{O}$	$\mathbf{O}$	$\Omega$	
MIPS III instruction set		$\mathbf{O}$	$\Omega$	$\Omega$ $\mathcal{O}$		$\Omega$	
	LL bit operation	$\times$	$\times$	$\times$	$\Omega$	$\Omega$	
MIPS IV instruction set		$\times$	$\times$	$\times$	$\times$	$\Omega$	
MIPS16 instruction set		$\times$	$\Omega$	Note $\Omega$	$\times$	$\times$	
16-bit multiply-add operation		$\Omega$	$\Omega$	$\Omega$ (Use of 32-bit multiply-add operation	$\times$	$\times$	
32-bit multiply-add operation		$\times$	$\times$	$\Omega$	$\times$	$\times$	
Floating-point operation		$\times$	$\times$	$\times$	$\Omega$	$\Omega$	
Power mode transfer		$\Omega$	$\Omega$	$\Omega$	$\times$	$\times$	

**Table 2-26. VR Series Supported Instructions**

**Note** The µPD98502 does not support MIPS16 mode. The MIPD16EN pin (located at D11) should be connected to GND.

#### **2.4 Memory Management System**

The VR4120A Core provides a memory management unit (MMU) which uses a translation lookaside buffer (TLB) to translate virtual addresses into physical addresses. This chapter describes the virtual and physical address spaces, the virtual-to-physical address translation, the operation of the TLB in making these translations, and the CP0 registers that provide the software interface to the TLB.

#### **2.4.1 Translation lookaside buffer (TLB)**

Virtual addresses are translated into physical addresses using an on-chip TLB<sup>Note</sup>. The on-chip TLB is a fullyassociative memory that holds 32 entries, which provide mapping to odd/even page in pairs for one entry. These pages can have five different sizes, 1 K, 4 K, 16 K, 64 K, and 256 K, and can be specified in each entry. If it is supplied with a virtual address, each of the TLB entries is checked simultaneously to see whether they match the virtual addresses that are provided with the ASID field and saved in the EntryHi register.

If there is a virtual address match, or "hit," in the TLB, the physical page number is extracted from the TLB and concatenated with the offset to form the physical address.

If no match occurs (TLB "miss"), an exception is taken and software refills the TLB from the page table resident in memory. The software writes to an entry selected using the Index register or a random entry indicated in the Random register.

If more than one entry in the TLB matches the virtual address being translated, the operation is undefined and the TLB may be disabled. In this case, the TLB-Shutdown (TS) bit of the status register is set to 1, and the TLB becomes unusable (an attempt to access the TLB results in a TLB Mismatch exception regardless of whether there is an entry that hits). The TS bit can be cleared only by a reset.

**Note** Depending on the address space, virtual addresses may be converted to physical addresses without using a TLB. For example, address translation for the kseg0 or kseg1 address space does not use mapping. The physical addresses of these address spaces are determined by subtracting the base address of the address space from the virtual addresses.

## **2.4.2 Virtual address space**

This section describes the virtual/physical address space and the manner in which virtual addresses are converted or "translated" into physical addresses in the TLB. The VR4120A virtual address can be either 32 or 64 bits wide, depending on whether the processor is operating in 32-bit or 64-bit mode.

In 32-bit mode, addresses are 32 bits wide. The maximum user process size is 2 Gbytes  $(2^{31})$ . In 64-bit mode, addresses are 64 bits wide. The maximum user process size is 1 Tbyte  $(2^{40})$ .

As shown in Figure 2-25, the virtual address is extended with an address space identifier (ASID), which reduces the frequency of TLB flushing when switching contexts. This 8-bit ASID is in the CP0 EntryHi register, described later in this chapter. The Global (G) bit is in the EntryLo0 and EntryLo1 registers, described later in this section.

**Figure 2-25. Virtual-to-Physical Address Translation**



### **2.4.2.1 Virtual-to-physical address translation**

Converting a virtual address to a physical address begins by comparing the virtual address from the processor with the virtual addresses in the TLB; there is a match when the virtual page number (VPN) of the address is the same as the VPN field of the entry, and either:

- $\Diamond$  the Global (G) bit of the TLB entry is set to 1
- $\Diamond$  the ASID field of the virtual address is the same as the ASID field of the TLB entry.

This match is referred to as a TLB hit. If there is no match, a TLB Mismatch exception is taken by the processor and software is allowed to refill the TLB from a page table of virtual/physical addresses in memory.

If there is a virtual address match in the TLB, the physical address is output from the TLB and concatenated with the offset, which represents an address within the page frame space. The offset does not pass through the TLB. Instead, the low-order bits of the virtual address are output without being translated. For details about the physical address, see **Section 2.4.5.11 Virtual-to-physical address translation**.

The next two sections describe the 32-bit and 64-bit mode address translations.

### **2.4.2.2 32-bit mode address translation**

Figure 2-26 shows the virtual-to-physical-address translation of a 32-bit mode address. The pages can have five different sizes between 1 Kbyte (10 bits) and 256 Kbytes (18 bits), each being 4 times as large as the preceding one in ascending order, that is 1 K, 4 K, 16 K, 64 K, and 256 K.

- $\Diamond$  Shown at the top of Figure 2-26 is the virtual address space in which the page size is 1 Kbyte and the offset is 10 bits. The 22 bits excluding the ASID field represents the virtual page number (VPN), enabling selecting a page table of 4 M entries.
- $\div$  Shown at the bottom of Figure 2-26 is the virtual address space in which the page size is 256 Kbytes and the offset is 18 bits. The 14 bits excluding the ASID field represents the VPN, enabling selecting a page table of 16 K entries.



### **Figure 2-26. 32-bit Mode Virtual Address Translation**

#### **2.4.2.3 64-bit mode address translation**

Figure 2-27 shows the virtual-to-physical-address translation of a 64-bit mode address. This figure illustrates the two possible page size; a 1-Kbyte page (10 bits) and a 256-Kbyte page (18 bits).

- $\diamond$  Shown at the top of Figure 2-27 is the virtual address space in which the page size is 1 Kbyte and the offset is 10 bits. The 30 bits excluding the ASID field represents the virtual page number (VPN), enabling selecting a page table of 1 G entry.
- $\Diamond$  Shown at the bottom of Figure 2-27 is the virtual address space in which the page size is 256 Kbytes and the offset is 18 bits. The 22 bits excluding the ASID field represents the VPN, enabling selecting a page table of 4 M entries.



**Figure 2-27. 64-bit Mode Virtual Address Translation**

Virtual address for 4 M  $(2^{22})$  256-Kbyte pages

## **2.4.2.4 Operating modes**

The processor has three operating modes that function in both 32- and 64-bit operations:

- User mode
- $\Diamond$  Supervisor mode
- $\Leftrightarrow$  Kernel mode

User and Kernel modes are common to all VR-Series processors. Generally, Kernel mode is used to execute the operating system, while User mode is used to run application programs. The VR4000 Series processors have a third mode, which is called Supervisor mode and categorized in between User and Kernel modes. This mode is used to configure a high-security system.

When an exception occurs, the CPU enters Kernel mode, and remains in this mode until an exception return instruction (ERET) is executed. The ERET instruction brings back the processor to the mode in which it was just before the exception occurs.

### **2.4.2.5 User mode virtual addressing**

In user mode, a single virtual address space labeled User segment is available; its size is

- $\div$  2-Gbyte (2<sup>31</sup> bytes) in 32-bit mode (useg)
- $\div$  1-Tbvte (2<sup>40</sup> bytes) in 64-bit mode (xuseg)

**Figure 2-28. User Mode Address Space**



**Note** The VR4120A uses 64-bit addresses within it. When the processor is running in Kernel mode, it saves the contents of each register or restores their previous contents to initialize them before switching the context. For 32-bit mode addressing, bit 31 is sign-extended to bits 32 to 63, and the resulting 32 bits are used for addressing. Usually, it is impossible for 32-bit mode programs to generate invalid addresses. If context switching occurs and the processor enters Kernel mode, however, an attempt may be made to save an address other than the sign-extended 32-bit address mentioned above to a 64-bit register. In this case, user-mode programs are likely to generate an invalid address.

The User segment starts at address 0 and the current active user process resides in either useg (in 32-bit mode) or xuseg (in 64-bit mode). The TLB identically maps all references to useg/xuseg from all modes, and controls cache accessibility.

The processor operates in User mode when the Status register contains the following bit-values:

 $\div$  KSU = 10

 $\div$  EXL = 0

 $\div$  ERL = 0

In conjunction with these bits, the UX bit in the Status register selects addressing mode as follows:

- $\Diamond$  When UX = 0, 32-bit useg space is selected.
- $\div$  When UX = 1, 64-bit xuseg space is selected.

Table 2-27 lists the characteristics of each user segment (useg and xuseg).

Address Bit	Status Register Bit Value				Segment	<b>Address Range</b>	Size
Value	<b>KSU</b>	<b>EXL</b>	ERL	UX.	Name		
32-bit $A31 = 0$	10	0	0	0	useg	0000 0000H to <b>7FFF FFFFH</b>	2 Gbytes $(2^{31}$ bytes)
64-bit $A(63:40) = 0$	10	0	0		xuseg	0000 0000 0000 0000H to 0000_00FF_FFFF_FFFFH	1 Tbyte $(2^{40}$ bytes)

**Table 2-27. Comparison of useg and xuseg**

### **(1) useg (32-bit mode)**

In User mode, when  $UX = 0$  in the Status register and the most significant bit of the virtual address is 0, this virtual address space is labeled useg.

Any attempt to reference an address with the most-significant bit set while in User mode causes an Address Error exception (see **Section 2.5 Exception Processing**).

The TLB Mismatch exception vector is used for TLB misses.

## **(2) xuseg (64-bit mode)**

In User mode, when UX = 1 in the Status register and bits 63 to 40 of the virtual address are all 0, this virtual address space is labeled xuseg.

Any attempt to reference an address with bits 63 to 40 equal to 1 causes an Address Error exception (see **Section**

### **2.5 Exception Processing**).

The XTLB Mismatch exception vector is used for TLB misses.

## **2.4.2.6 Supervisor-mode virtual addressing**

Supervisor mode shown in Figure 2-29 is designed for layered operating systems in which a true kernel runs in Kernel mode, and the rest of the operating system runs in Supervisor mode.

The processor operates in Supervisor mode when the Status register contains the following bit-values:

- $\div$  KSU = 01
- $\div$  EXL = 0
- $\div$  ERL = 0

In conjunction with these bits, the SX bit in the Status register selects Supervisor mode addressing:

- $\Diamond$  When SX = 0: 32-bit supervisor space is selected.
- $\div$  When SX = 1: 64-bit supervisor space is selected.

Figure 2-29 shows the supervisor mode address mapping, and Table 2-28 lists the characteristics of the Supervisor mode segments.



#### **Figure 2-29. Supervisor Mode Address Space**

- **Note** The VR4120A uses 64-bit addresses within it. For 32-bit mode addressing, bit 31 is sign-extended to bits 32 to 63, and the resulting 32 bits are used for addressing. Usually, it is impossible for 32-bit mode programs to generate invalid addresses. In an operation of base register + offset for addressing, however, a two's complement overflow may occur, causing an invalid address. Note that the result becomes undefined. Two factors that can cause a two's complement follow:
	- $\div$  When offset bit 15 is 0, base register bit 31 is 0, and bit 31 of the operation "base register + offset" is 1
	- $\Diamond$  When offset bit 15 is 1, base register bit 31 is 1, and bit 31 of the operation "base register + offset" is 0




## **(1) suseg (32-bit supervisor mode, user space)**

When  $SX = 0$  in the Status register and the most-significant bit of the virtual address space is set to 0, the suseg virtual address space is selected; it covers 2 Gbytes  $(2^{31}$  bytes) of the current user address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address. This mapped space starts at virtual address 0000\_0000H and runs through 7FFF\_FFFFH.

## **(2) sseg (32-bit supervisor mode, supervisor space)**

When SX = 0 in the Status register and the most-significant three bits of the virtual address space are 110, the sseg virtual address space is selected; it covers 512 Mbytes ( $2^{29}$  bytes) of the current supervisor virtual address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address. This mapped space begins at virtual address C000\_0000H and runs through DFFF\_FFFFH.

## **(3) xsuseg (64-bit supervisor mode, user space)**

When SX = 1 in the Status register and bits 63 and 62 of the virtual address space are set to 00, the xsused virtual address space is selected; it covers 1 Tbyte  $(2^{40}$  bytes) of the current user address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address. This mapped space starts at virtual address 0000\_0000\_0000\_0000H and runs through 0000\_00FF\_FFFF\_FFFFH.

## **(4) xsseg (64-bit supervisor mode, current supervisor space)**

When  $SX = 1$  in the Status register and bits 63 and 62 of the virtual address space are set to 01, the xsseg virtual address space is selected; it covers 1 Tbyte  $(2^{40}$  bytes) of the current supervisor virtual address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address. This mapped space begins at virtual address 4000\_0000\_0000\_0000H and runs through 4000\_00FF\_FFFF\_FFFFH.

## **(5) csseg (64-bit supervisor mode, separate supervisor space)**

When  $SX = 1$  in the Status register and bits 63 and 62 of the virtual address space are set to 11, the csseg virtual address space is selected; it covers 512 Mbytes ( $2^{29}$  bytes) of the separate supervisor virtual address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address. This mapped space begins at virtual address FFFF\_FFFFH\_C000\_0000 and runs through FFFF\_FFFF\_DFFF\_FFFFH.

## **2.4.2.7 Kernel-mode virtual addressing**

If the Status register satisfies any of the following conditions, the processor runs in Kernel mode.

- $\div$  KSU = 00
- $\div$  EXL = 1
- $\div$  ERL = 1

The addressing width in Kernel mode varies according to the state of the KX bit of the Status register, as follows:

- $\div$  When KX = 0: 32-bit kernel space is selected.
- $\div$  When KX = 1: 64-bit kernel space is selected.

The processor enters Kernel mode whenever an exception is detected and it remains in Kernel mode until an exception return (ERET) instruction is executed and results in ERL and/or EXL = 0. The ERET instruction restores the processor to the mode existing prior to the exception.

Kernel mode virtual address space is divided into regions differentiated by the high-order bits of the virtual address, as shown in Figure 2-30. Table 2-29 lists the characteristics of the 32-bit Kernel mode segments, and Table 2-30 lists the characteristics of the 64-bit Kernel mode segments.



# **Figure 2-30. Kernel Mode Address Space**

- Notes 1. The V<sub>R4120A</sub> uses 64-bit addresses within it. For 32-bit mode addressing, bit 31 is sign-extended to bits 32 to 63, and the resulting 32 bits are used for addressing. Usually, a 64-bit instruction is used for the program in 32-bit mode.
	- **2.** The K0 field of the Config register controls cacheability of kseg0 and ckseg0.



### **Table 2-29. 32-bit Kernel Mode Segments**

# **(1) kuseg (32-bit kernel mode, user space)**

When  $KX = 0$  in the Status register, and the most-significant bit of the virtual address space is 0, the kuseg virtual address space is selected; it is the current 2-Gbyte  $(2^{31}$ -byte) user address space.

The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address. If the ERL bit of the Status register is 1, the user address space is assigned 2 Gbytes  $(2^{31}$  bytes) without TLB mapping and becomes unmapped (with virtual addresses being used as physical addresses) and uncached so that the cache error handler can use it. This allows the Cache Error exception code to operate uncached using r0 as a base register.

# **(2) kseg0 (32-bit kernel mode, kernel space 0)**

When  $KX = 0$  in the Status register and the most-significant three bits of the virtual address space are 100, the kseg0 virtual address space is selected; it is the current 512-Mbyte  $(2^{29}$ -byte) physical space.

References to kseg0 are not mapped through TLB; the physical address selected is defined by subtracting 8000 0000H from the virtual address.

The K0 field of the Config register controls cacheability (see **Section 2.5 Exception Processing**).

## **(3) kseg1 (32-bit kernel mode, kernel space 1)**

When  $KX = 0$  in the Status register and the most-significant three bits of the virtual address space are 101, the kseg1 virtual address space is selected; it is the current 512-Mbyte  $(2^{29}$ -byte) physical space.

References to kseg1 are not mapped through TLB; the physical address selected is defined by subtracting A000 0000H from the virtual address.

Caches are disabled for accesses to these addresses, and main memory (or memory-mapped I/O device registers) is accessed directly.

# **(4) ksseg (32-bit kernel mode, supervisor space)**

When  $KX = 0$  in the Status register and the most-significant three bits of the virtual address space are 110, the ksseg virtual address space is selected; it is the current 512-Mbyte ( $2^{29}$ -byte) virtual address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

# **(5) kseg3 (32-bit kernel mode, kernel space 3)**

When  $KX = 0$  in the Status register and the most-significant three bits of the virtual address space are 111, the kseg3 virtual address space is selected; it is the current 512-Mbyte ( $2^{29}$ -byte) kernel virtual space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.





# **(6) xkuseg (64-bit kernel mode, user space)**

When KX = 1 in the Status register and bits 63 and 62 of the virtual address space are 00, the xkuseg virtual address space is selected; it is the 1-Tbyte  $(2^{40}$  bytes) current user address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

If the ERL bit of the Status register is 1, the user address space is assigned 2 Gbytes  $(2^{31}$  bytes) without TLB mapping and becomes unmapped (with virtual addresses being used as physical addresses) and uncached so that the cache error handler can use it. This allows the Cache Error exception code to operate uncached using r0 as a base register.

# **(7) xksseg (64-bit kernel mode, current supervisor space)**

When KX = 1 in the Status register and bits 63 and 62 of the virtual address space are 01, the xksseg address space is selected; it is the 1-Tbyte ( $2^{40}$  bytes) current supervisor address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

# **(8) xkphys (64-bit kernel mode, physical spaces)**

When the KX = 1 in the Status register and bits 63 and 62 of the virtual address space are 10, the virtual address space is called xkphys and selected as either cached or uncached. If any of bits 58 to 32 of the address is 1, an attempt to access that address results in an address error.

Bits 61-59	Cacheability	<b>Start Address</b>
$\mathbf 0$	Cached	8000_0000_0000_0000H to 8000 0000 FFFF FFFFH
1	Cached	8800_0000_0000_0000H to 8800 0000 FFFF FFFFH
$\overline{2}$	Uncached	9000 0000 0000 0000H to 9000 0000 FFFF FFFFH
3	Cached	9800 0000 0000 0000H to 9800_0000_FFFF_FFFFH
4	Cached	A000_0000_0000_0000H to A000_0000_FFFF_FFFFH
5	Cached	A800 0000 0000 0000H to A800_0000_FFFF_FFFFH
6	Cached	B000_0000_0000_0000H to B000 0000 FFFF FFFFH
$\overline{7}$	Cached	B800 0000 0000 0000H to B800_0000_FFFF_FFFFH

**Table 2-31. Cacheability and xkphys Address Space**

## **(9) xkseg (64-bit kernel mode, physical spaces)**

When the KX = 1 in the Status register and bits 63 and 62 of the virtual address space are 11, the virtual address space is called xkseg and selected as either of the following:

- Kernel virtual space xkseg, the current kernel virtual space; the virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address This space is referenced via TLB. Whether cache can be used or not is determined by bit C of each page's TLB entry.
- One of the four 32-bit kernel compatibility spaces, as described in the next section.

### **(10) 64-bit kernel mode compatible spaces (ckseg0, ckseg1, cksseg, and ckseg3)**

If the conditions listed below are satisfied in Kernel mode, ckseg0, ckseg1, cksseg, or ckseg3 (each having 512 Mbytes) is selected as a compatible space according to the state of the bits 30 and 29 (two low-order bits) of the address.

- $\Diamond$  The KX bit of the Status register is 1.
- $\div$  Bits 63 and 62 of the 64-bit virtual address are 11.
- $\div$  Bits 61 to 31 of the virtual address are all 1.

## **(a) ckseg0**

This space is an unmapped region, compatible with the 32-bit mode kseg0 space. The K0 field of the Config register controls cacheability and coherency.

## **(b) ckseg1**

This space is an unmapped and uncached region, compatible with the 32-bit mode kseg1 space.

## **(c) cksseg**

This space is the current supervisor virtual space, compatible with the 32-bit mode ksseg space. References to cksseg are mapped through TLB. Whether cache can be used or not is determined by bit C of each page's TLB entry.

## **(d) ckseg3**

This space is the current supervisor virtual space, compatible with the 32-bit mode kseg3 space. References to ckseg3 are mapped through TLB. Whether cache can be used or not is determined by bit C of each page's TLB entry.

# **2.4.3 Physical address space**

So VR4120A core uses a 32-bit address, that the processor physical address space encompasses 4 Gbytes. The VR4120A uses this 4-Gbyte physical address space as shown in Figure 2-31.



**Figure 2-31.** µ**PD98502 Physical Address Space**

# **2.4.4 System control coprocessor**

The System Control Coprocessor (CP0) is implemented as an integral part of the CPU, and supports memory management, address translation, exception processing, and other privileged operations. The CP0 contains the registers and a 32-entry TLB shown in Figure 2-32. The sections that follow describe how the processor uses each of the memory management-related registers.

**Remark** Each CP0 register has a unique number that identifies it; this number is referred to as the register number.



**Figure 2-32. CP0 Registers and TLB**

**Remark** \*: Register number

# **2.4.4.1 Format of a TLB entry**

Figure 2-33 shows the TLB entry formats for both 32- and 64-bit modes. Each field of an entry has a corresponding field in the EntryHi, EntryLo0, EntryLo1, or PageMask registers.

(a) 32-bit mode											
127		115 114			107 106						96
0			<b>MASK</b>					0			
13	11 8										
95	73 72 71 75 74 64										
	VPN <sub>2</sub> G <b>ASID</b> 0										
	$\mathbf{1}$ $\overline{c}$ 21 8										
63 60	59					38	37	35		34 33	32
0			<b>PFN</b>				С		D	٧	0
$\overline{4}$			22				3		$\mathbf{1}$	$\mathbf{1}$	1
28 31	27					6	$5^{\circ}$	3	$\overline{c}$	1	0
0			<b>PFN</b>				C		D	V	0
$\overline{4}$			22				3		$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$
(b) 64-bit mode											
255	211 210 203 202						192				
		0			<b>MASK</b>				0		
		45			8				11		
191 190	189	168	167				139 138 137 136 135				128
R		$\mathbf 0$	VPN <sub>2</sub>			G	0			<b>ASID</b>	
$\overline{2}$		22	29			1	$\mathbf 2$			8	
127		92	91			70	69	67	66	65	64
	$\mathsf 0$			<b>PFN</b>			C		D	V	0
	36			22			3		$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$
63		28	27			6	5	3	2	1	0
	0			<b>PFN</b>			$\mathsf C$		D	V	0

**Figure 2-33. Format of a TLB Entry**

The format of the EntryHi, EntryLo0, EntryLo1, and PageMask registers are nearly the same as the TLB entry. However, it is unknown what bit of the EntryHi register corresponds to the TLB G bit.

1 1 1

22

# **2.4.5 CP0 registers**

The CP0 registers explained below are accessed by the memory management system and software. The parenthesized number that follows each register name is the register number.

### **2.4.5.1 Index register (0)**

The Index register is a 32-bit, read/write register containing five low-order bits to index an entry in the TLB. The most-significant bit of the register shows the success or failure of a TLB probe (TLBP) instruction.

The Index register also specifies the TLB entry affected by TLB read (TLBR) or TLB write index (TLBWI) instructions.

### **Figure 2-34. Index Register**



P : Indicates whether probing is successful or not. It is set to 1 if the latest TLBP instruction fails. It is cleared to 0 when the TLBP instruction is successful.

Index : Specifies an index to a TLB entry that is a target of the TLBR or TLBWI instruction.

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

## **2.4.5.2 Random register (1)**

The Random register is a read-only register. The low-order 5 bits are used in referencing a TLB entry. This register is decremented each time an instruction is executed. The values that can be set in the register are as follows:

- $\Diamond$  The lower bound is the content of the Wired register.
- $\Diamond$  The upper bound is 31.

The Random register specifies the entry in the TLB that is affected by the TLBWR instruction. The register is readable to verify proper operation of the processor.

The Random register is set to the value of the upper bound upon Cold Reset. This register is also set to the upper bound when the Wired register is written. Figure 2-35 shows the format of the Random register.

### **Figure 2-35. Random Register**



Random : TLB random index

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

# **2.4.5.3 EntryLo0 (2) and EntryLo1 (3) registers**

The EntryLo register consists of two registers that have identical formats: EntryLo0, used for even virtual pages and EntryLo1, used for odd virtual pages. The EntryLo0 and EntryLo1 registers are both read-/write-accessible. They are used to access the on-chip TLB. When a TLB read/write operation is carried out, the EntryLo0 and EntryLo1 registers hold the contents of the low-order 32 bits of TLB entries at even and odd addresses, respectively.



### **Figure 2-36. EntryLo0 and EntryLo1 Registers**

**(a) 32-bit mode**

PFN : Page frame number; high-order bits of the physical address.

- C : Specifies the TLB page attribute (see Table 2-33).<br>D : Dirty. If this bit is set to 1, the page is marked as d
- Dirty. If this bit is set to 1, the page is marked as dirty and, therefore, writeable. This bit is actually a write-protect bit that software can use to prevent alteration of data.

3 1 1 1

36 22

- V : Valid. If this bit is set to 1, it indicates that the TLB entry is valid; otherwise, a TLB Invalid exception (TLBL or TLBS) occurs.
- G : Global. If this bit is set in both EntryLo0 and EntryLo1, then the processor ignores the ASID during TLB lookup.
- 0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

The coherency attribute (C) bits are used to specify whether to use the cache in referencing a page. When the cache is used, whether the page attribute is "cached" or "uncached" is selected by algorithm.

Table 2-32 lists the page attributes selected according to the value in the C bits.



## **Table 2-32. Cache Algorithm**

## **2.4.5.4 PageMask register (5)**

The PageMask register is a read/write register used for reading from or writing to the TLB; it holds a comparison mask that sets the page size for each TLB entry, as shown in Table 2-33. Page sizes must be from 1 Kbyte to 256 Kbytes.

TLB read and write instructions use this register as either a source or a destination; Bits 18 to 11 that are targets of comparison are masked during address translation.

# **Figure 2-37. Page Mask Register**



MASK : Page comparison mask, which determines the virtual page size for the corresponding entry. 0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

Table 2-33 lists the mask pattern for each page size. If the mask pattern is one not listed below, the TLB behaves unexpectedly.

Page Size	Bit							
	18	17	16	15	14	13	12 <sup>2</sup>	11
1 Kbyte	0	0	0	$\Omega$	$\Omega$	0	$\Omega$	$\Omega$
4 Kbytes	$\Omega$	0	0	0	0	0		
16 Kbytes	$\Omega$	$\Omega$	$\Omega$	0				
64 Kbytes	0	0						
256 Kbytes								

**Table 2-33. Mask Values and Page Sizes**

# **2.4.5.5 Wired register (6)**

The Wired register is a read/write register that specifies the lower boundary of the random entry of the TLB as shown in Figure 2-38. Wired entries cannot be overwritten by a TLBWR instruction. They can, however, be overwritten by a TLBWI instruction. Random entries can be overwritten by both instructions.





The Wired register is set to 0 upon Cold Reset. Writing this register also sets the Random register to the value of its upper bound (see **Section 2.4.5.2 Random register (1)**). Figure 2-39 shows the format of the Wired register.

# **Figure 2-39. Wired Register**



Wired : TLB wired boundary

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

## **2.4.5.6 EntryHi register (10)**

The EntryHi register is write-accessible. It is used to access the on-chip TLB. The EntryHi register holds the highorder bits of a TLB entry for TLB read and write operations. If a TLB Mismatch, TLB Invalid, or TLB Modified exception occurs, the EntryHi register holds the high-order bit of the TLB entry. The EntryHi register is also set with the virtual page number (VPN2) for a virtual address where an exception occurred and the ASID. See **Section 2.5 Exception Processing** for details of the TLB exception.

The ASID is used to read from or write to the ASID field of the TLB entry. It is also checked with the ASID of the TLB entry as the ASID of the virtual address during address translation.

The EntryHi register is accessed by the TLBP, TLBWR, TLBWI, and TLBR instructions.

### **Figure 2-40. EntryHi Register**



VPN2: Virtual page number divided by two (mapping to two pages)

- ASID : Address space ID. An 8-bit ASID field that lets multiple processes share the TLB; each process has a distinct mapping of otherwise identical virtual page numbers.
- R : Space type (00  $\rightarrow$  user, 01  $\rightarrow$  supervisor, 11  $\rightarrow$  kernel). Matches bits 63 and 62 of the virtual address.
- Fill : RFU. Ignored on write. When read, returns zero.
- 0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

## **2.4.5.7 Processor revision identifier (PRId) register (15)**

The 32-bit, read-only Processor Revision Identifier (PRId) register contains information identifying the implementation and revision level of the CPU and CP0. Figure 2-41 shows the format of the PRId register.

### **Figure 2-41. PRId Register**



Imp : CPU core processor ID number (0CH for the VR4120A)

Rev : CPU core processor revision number

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

The processor revision number is stored as a value in the form y.x, where y is a major revision number in bits 7 to 4 and x is a minor revision number in bits 3 to 0.

The processor revision number can distinguish some CPU core revisions, however there is no guarantee that changes to the CPU core will necessarily be reflected in the PRId register, or that changes to the revision number necessarily reflect real CPU core changes. Therefore, create a program that does not depend on the processor revision number area.

# **2.4.5.8 Config register (16)**

The Config register specifies various configuration options selected on VR4120A processors.

Some configuration options, as defined by the EC and BE fields, are set by the hardware during Cold Reset and are included in the Config register as read-only status bits for the software to access. Other configuration options are read/write (AD, EP, and K0 fields) and controlled by software; on Cold Reset these fields are undefined. Since only a subset of the VR4000 Series options are available in the VR4120A, some bits are set to constants (e.g., bits 14:13) that were variable in the VR4000 Series. The Config register should be initialized by software before caches are used. Figure 2-42 shows the format of the Config register.

# **Figure 2-42. Config Register Format**



**Caution Be sure to set the EP field, the AD bit and the IB bit to 0. If they are set with any other values, the processor may behave unexpectedly.**

# **2.4.5.9 Load linked address (LLAddr) register (17)**

The read/write Load Linked Address (LLAddr) register is not used with the VR4120A processor except for diagnostic purpose, and serves no function during normal operation.

LLAddr register is implemented just for compatibility between the VR4120A and VR4000/VR4400™.

### **Figure 2-43. LLAddr Register**



PAddr: 32-bit physical address

# **2.4.5.10 Cache tag registers (TagLo (28) and TagHi (29))**

The TagLo and TagHi registers are 32-bit read/write registers that hold the primary cache tag during cache initialization, cache diagnostics, or cache error processing. The Tag registers are written by the CACHE and MTC0 instructions.

Figures 2-44 and 2-45 show the format of these registers.

# **Figure 2-44. TagLo Register**

## **(a) When used with data cache**



#### **(b) When used with instruction cache**



PTagLo: Specifies physical address bits 31 to 10.

- V : Valid bit<br>D : Dirty bit.
- Dirty bit. However, this bit is defined only for the compatibility with the VR4000 Series processors, and does not indicate the status of cache memory in spite of its readability and writability. This bit cannot change the status of cache memory.
- W : Write-back bit (set if cache line has been updated)
- 0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

### **Figure 2-45. TagHi Register**



0: RFU. Write 0 in a write operation. When this field is read, 0 is read.

## **2.4.5.11 Virtual-to-physical address translation**

During virtual-to-physical address translation, the CPU compares the 8-bit ASID (when the Global bit, G, is not set to 1) of the virtual address to the ASID of the TLB entry to see if there is a match. One of the following comparisons are also made:

- In 32-bit mode, the high-order bits **Note 1** of the 32-bit virtual address are compared to the contents of the VPN2 (virtual page number divided by two) of each TLB entry.
- In 64-bit mode, the high-order bits **Note 2** of the 64-bit virtual address are compared to the contents of the VPN2 (virtual page number divided by two) of each TLB entry.

If a TLB entry matches, the physical address and access control bits (C, D, and V) are retrieved from the matching TLB entry. While the V bit of the entry must be set to 1 for a valid address translation to take place, it is not involved in the determination of a matching TLB entry.

Figure 2-46 illustrates the TLB address translation flow.

- **Notes 1.** Up to bit 28. Number of bits depends on the TBL page size
	- **2.** Up to bit 29. Number of bits depends on the TBL page size





# **2.4.5.12 TLB misses**

If there is no TLB entry that matches the virtual address, a TLB Refill (miss) exception occurs<sup>Note</sup>. If the access control bits (D and V) indicate that the access is not valid, a TLB Modified or TLB Invalid exception occurs. If the C bit is 010, the retrieved physical address directly accesses main memory, bypassing the cache.

**Note** See **Section 2.5 Exception Processing** for details of the TLB Miss exception.

## **2.4.5.13 TLB instructions**

The instructions used for TLB control are described below.

# **(1) Translation lookaside buffer probe (TLBP)**

The translation lookaside buffer probe (TLBP) instruction loads the Index register with a TLB number that matches the content of the EntryHi register. If there is no TLB number that matches the TLB entry, the highest-order bit of the Index register is set.

# **(1) Translation lookaside buffer read (TLBR)**

The translation lookaside buffer read (TLBR) instruction loads the EntryHi, EntryLo0, EntryLo1, and PageMask registers with the content of the TLB entry indicated by the content of the Index register.

## **(2) Translation lookaside buffer write index (TLBWI)**

The translation lookaside buffer write index (TLBWI) instruction writes the contents of the EntryHi, EntryLo0, EntryLo1, and PageMask registers to the TLB entry indicated by the content of the Index register.

## **(3) Translation lookaside buffer write random (TLBWR)**

The translation lookaside buffer write random (TLBWR) instruction writes the contents of the EntryHi, EntryLo0, EntryLo1, and PageMask registers to the TLB entry indicated by the content of the Random register.

# **2.5 Exception Processing**

This chapter describes VR4120A CPU exception processing, including an explanation of hardware that processes exceptions.

#### **2.5.1 Exception processing operation**

The processor receives exceptions from a number of sources, including translation lookaside buffer (TLB) misses, arithmetic overflows, I/O interrupts, and system calls. When the CPU detects an exception, the normal sequence of instruction execution is suspended and the processor enters Kernel mode (see **Section 2.4 Memory Management System** for a description of system operating modes).

The processor then disables interrupts and transfers control for execution to the exception handler (located at a specific address as an exception handling routine implemented by software). The exception handler saves the context of the processor, including the contents of the program counter, the current operating mode (User or Supervisor), statuses, and interrupt enabling. This context is saved so it can be restored when the exception has been serviced.

When an exception occurs, the CPU loads the Exception Program Counter (EPC) register with a location where execution can restart after the exception has been serviced. The restart location in the EPC register is the address of the instruction that caused the exception or, if the instruction was executing in a branch delay slot, the address of the branch instruction immediately preceding the delay slot.

The VR4120A processor supports a Supervisor mode and high-speed TLB refill for all address spaces. The VR4120A CPU also provides the following functions:

- $\Diamond$  Interrupt enable (IE) bit
- $\Diamond$  Operating mode (User, Supervisor, or Kernel)
- $\div$  Exception level (normal or exception is indicated by the EXL bit in the Status register)
- $\Diamond$  Error level (normal or error is indicated by the ERL bit in the Status register).

Interrupts are enabled when the following conditions are satisfied:

### **2.5.1.1 Interrupt enable**

An interrupt is enabled when the following conditions are satisfied.

- Interrupt enable bit  $(IE) = 1$
- $EXL$  bit = 0,  $ERL$  bit = 0
- Corresponding IM field bits in the Status register = 1

#### **2.5.1.2 Operating mode**

The operating mode is specified by KSU bit in the Status register when both the exception level and error level are normal (0). The operation enters Kernel mode when either EXL bit or ERL bit in the Status register is set to 1.

#### **2.5.1.3 Exception/error levels**

Returning from an exception resets the exception level to normal (0) (for details, see **APPENDIX A MIPS III INSTRUCTION SET DETAILS**).

The registers that retain address, cause, and status information during exception processing are described in **Section 2.5.3 Exception processing registers**. For a description of the exception process, see **Section 2.5.4 Details of exceptions**.

## **2.5.2 Precision of exceptions**

VR4120A CPU exceptions are logically precise; the instruction that causes an exception and all those that follow it are aborted and can be re-executed after servicing the exception. When succeeding instructions are discarded, exceptions associated with those instructions are also discarded. Exceptions are not taken in the order detected, but in instruction fetch order.

The exception handler can determine the cause of an exception and the address. The program can be restarted by rewriting the destination register - not automatically, however, as in the case of all the other precise exceptions where no status change occurs.

## **2.5.3 Exception processing registers**

This section describes the CP0 registers that are used in exception processing. Table 2-34 lists these registers, along with their number-each register has a unique identification number that is referred to as its register number. The CP0 registers not listed in the table are used in memory management (for details, see **Section 2.4 Memory Management System**).

The exception handler examines the CP0 registers during exception processing to determine the cause of the exception and the state of the CPU at the time the exception occurred.

The registers in Table 2-34 are used in exception processing, and are described in the sections that follow.

<b>Register Name</b>	<b>Register Number</b>
Context register	4
BadVAddr register	8
Count register	9
Compare register	11
Status register	12
Cause register	13
<b>EPC</b> register	14
WatchLo register	18
WatchHi register	19
<b>XContext register</b>	20
Note Parity Error register	26
Note Cache Error register	27
Error EPC register	30

**Table 2-34. CP0 Exception Processing Registers**

**Note** This register is prepared to maintain compatibility with the VR4100. This register is not used in the  $\mu$ PD98502 hardware.

## **2.5.3.1 Context register (4)**

The Context register is a read/write register containing the pointer to an entry in the page table entry (PTE) array on the memory; this array is a table that stores virtual-to-physical address translations. When there is a TLB miss, the operating system loads the unsuccessfully translated entry from the PTE array to the TLB. The Context register is used by the TLB Refill exception handler for loading TLB entries. The Context register duplicates some of the information provided in the BadVAddr register, but the information is arranged in a form that is more useful for a software TLB exception handler. Figure 2-47 shows the format of the Context register.



## **Figure 2-**47**. Context Register Format**

PTEBase : The PTEBase field is a base address of the PTE entry table.

BadVPN2 : This field holds the value (VPN2) obtained by halving the virtual page number of the most recent virtual address for which translation failed.

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

The PTEBase field is used by software as the pointer to the base address of the PTE table in the current user address space.

The 21-bit BadVPN2 field contains bits 31 to 11 of the virtual address that caused the TLB miss; bit 10 is excluded because a single TLB entry maps to an even-odd page pair. For a 1-Kbyte page size, this format can directly address the pair-table of 8-byte PTEs. When the page size is 4 Kbytes or more, shifting or masking this value produces the correct PTE reference address.

## **2.5.3.2 BadVAddr register (8)**

The Bad Virtual Address (BadVAddr) register is a read-only register that saves the most recent virtual address that failed to have a valid translation, or that had an addressing error. Figure 2-48 shows the format of the BadVAddr register.

# **Caution This register saves no information after a bus error exception, because it is not an address error exception.**

### **Figure 2-**48**. BadVAddr Register Format**





## **2.5.3.3 Count register (9)**

The read/write Count register acts as a timer. It is incremented in synchronization with the frequencies of MasterOut clock, regardless of whether instructions are being executed, retired, or any forward progress is actually made through the pipeline.

This register is a free-running type. When the register reaches all ones, it rolls over to zero and continues counting. This register is used for self-diagnostic test, system initialization, or the establishment of inter-process synchronization.

Figure 2-49 shows the format of the Count register.

### **Figure 2-49. Count Register Format**



Count: 32-bit up-date count value that is compared with the value of the Compare register.

# **2.5.3.4 Compare register (11)**

The Compare register causes a timer interrupt; it maintains a stable value that does not change on its own.

When the value of the Count register (see **Section 2.5.3.3 Count register (9)**) equals the value of the Compare register, the IP7 bit in the Cause register is set. This causes an interrupt as soon as the interrupt is enabled.

Writing a value to the Compare register, as a side effect, clears the timer interrupt request.

For diagnostic purposes, the Compare register is a read/write register. Normally, this register should be only used for a write. Figure 2-50 shows the format of the Compare register.

# **Figure 2-50. Compare Register Format**



32

Compare: Value that is compared with the count value of the Count register.

# **2.5.3.5 Status register (12)**

The Status register is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic states of the processor. Figure 2-51 shows the format of the Status register.

## **Figure 2-51. Status Register Format**



CU0 : Enables/disables the use of the coprocessor (1  $\rightarrow$  Enabled, 0  $\rightarrow$  Disabled). CP0 can be used by the kernel at all times.

RE : Enables/disables reversing of the endian setting in User mode (0  $\rightarrow$  Disabled, 1  $\rightarrow$  Enabled).

## **Caution This bit must be set to 0.**

- DS : Diagnostic Status field (see Figure 2-52).
- IM : Interrupt Mask field used to enable/disable external/internal and software interrupts (0  $\rightarrow$  Disabled, 1  $\rightarrow$ Enabled). This field consists of 8 bits that are used to control eight interrupts. The bits are assigned to interrupts as follows:
	- : Masks a timer interrupt.
	- IM (6:2) : Mask ordinary interrupts (Int (4:0)<sup>Note</sup>). However, Int4<sup>Note</sup> never occur in the V<sub>R4</sub>120A CPU. IM (1:0) : Software interrupts.
	- **Note** Int (4:0) are internal signals of the CPU core. For details about connection to the on-chip peripheral units.
- KX : Enables 64-bit addressing in Kernel mode ( $0 \rightarrow 32$ -bit,  $1 \rightarrow 64$ -bit). If this bit is set, an XTLB Refill exception occurs if a TLB miss occurs in the Kernel mode address space. In addition, 64-bit operations are always valid in kernel mode.
- SX : Enables 64-bit addressing and operation in Supervisor mode ( $0 \rightarrow 32$ -bit,  $1 \rightarrow 64$ -bit). If this bit is set, an XTLB Refill exception occurs if a TLB miss occurs in the Supervisor mode address space.
- UX: : Enables 64-bit addressing and operation in User mode ( $0 \rightarrow 32$ -bit,  $1 \rightarrow 64$ -bit). If this bit is set, an XTLB Refill exception occurs if a TLB miss occurs in the User mode address space.
- KSU : Sets and indicates the operating mode (10  $\rightarrow$  User, 01  $\rightarrow$  Supervisor, 00  $\rightarrow$  Kernel).
- ERL : Sets and indicates the error level  $(0 \rightarrow \text{Normal}, 1 \rightarrow \text{Error})$ .
- 
- EXL : Sets and indicates the exception level (0 → Normal, 1 → Exception).<br>IE : Sets and indicates interrupt enabling/disabling (0 → Disabled, 1 → E : Sets and indicates interrupt enabling/disabling (0 → Disabled, 1 → Enabled).
- 0 : RFU. Write 0 in a write operation. When this bit is read, 0 is read.

Figure 2-52 shows the details of the Diagnostic Status (DS) field. All DS field bits other than the TS bit are writeable.

#### **Figure 2-52. Status Register Diagnostic Status Field**



- BEV : Specifies the base address of a TLB Refill exception vector and common exception vector (0  $\rightarrow$ Normal,  $1 \rightarrow$  Bootstrap).
- TS : Occurs the TLB to be shut down (read-only) ( $0 \rightarrow$  Not shut down,  $1 \rightarrow$  Shut down). This bit is used to avoid any problems that may occur when multiple TLB entries match the same virtual address. After the TLB has been shut down, reset the processor to enable restart. Note that the TLB is shut down even if a TLB entry matching a virtual address is marked as being invalid (with the V bit cleared).
- SR : Occurs a Soft Reset or NMI exception  $(0 \rightarrow Not$  occurred,  $1 \rightarrow Occurred)$ .<br>CH : CP0 condition bit  $(0 \rightarrow False, 1 \rightarrow True)$ . This bit can be read and written
- : CP0 condition bit (0  $\rightarrow$  False, 1  $\rightarrow$  True). This bit can be read and written by software only; it cannot be accessed by hardware.
- CE, DE: These are prepared to maintain compatibility with the VR4100, and are not used in the VR4120A Core hardware.
- 0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

The status register has the following fields where the modes and access status are set.

#### **(1) Interrupt enable**

Interrupts are enabled when all of the following conditions are true:

- $\Diamond$  IE is set to 1.
- $\div$  EXL is cleared to 0.
- $\Diamond$  ERL is cleared to 0.
- $\Diamond$  The appropriate bit of the IM is set to 1.

## **(2) Operating modes**

The following Status register bit settings are required for User, Kernel, and Supervisor modes.

- $\div$  The processor is in User mode when KSU = 10, EXL = 0, and ERL = 0.
- $\div$  The processor is in Supervisor mode when KSU = 01, EXL = 0, and ERL = 0.
- $\div$  The processor is in Kernel mode when KSU = 00, EXL = 1, or ERL = 1.

### **(3) 32- and 64-bit modes**

The following Status register bit settings select 32- or 64-bit operation for User, Kernel, and Supervisor operating modes. Enabling 64-bit operation permits the execution of 64-bit opcodes and translation of 64-bit addresses. 64 bit operation for User, Kernel and Supervisor modes can be set independently.

- $\div$  64-bit addressing for Kernel mode is enabled when KX bit = 1. 64-bit operations are always valid in Kernel mode.
- $\div$  64-bit addressing and operations are enabled for Supervisor mode when SX bit = 1.
- $\div$  64-bit addressing and operations are enabled for User mode when UX bit = 1.

## **(4) Kernel address space accesses**

Access to the kernel address space is allowed when the processor is in Kernel mode.

#### **(5) Supervisor address space accesses**

Access to the supervisor address space is allowed when the processor is in Supervisor or Kernel mode.

### **(6) User address space accesses**

Access to the user address space is allowed in any of the three operating modes.

# **(7) Status after reset**

The contents of the Status register are undefined after Cold resets, except for the following bits in the diagnostic status field.

- TS and SR are cleared to 0.
- ERL and BEV are set to 1.
- SR is 0 after Cold reset, and is 1 after Soft reset or NMI interrupt.

**Remark** Cold reset and Soft reset are CPU core reset (see **Section 2.6 Initialization Interface**).

# **2.5.3.6 Cause register (13)**

The 32-bit read/write Cause register holds the cause of the most recent exception. A 5-bit exception code indicates one of the causes (see Table 2-35). Other bits hold the detailed information of the specific exception. All bits in the Cause register, with the exception of the IP1 and IP0 bits, are read-only; IP1 and IP0 are used for software interrupts. Figure 2-53 shows the fields of this register; Table 2-35 describes the Cause register codes.

## **Figure 2-53. Cause Register Format**



BD : Indicates whether the most recent exception occurred in the branch delay slot (1  $\rightarrow$  In delay slot, 0  $\rightarrow$  Normal).

CE : Indicates the coprocessor number in which a Coprocessor Unusable exception occurred. This field will remain undefined for as long as no exception occurs.

- IP : Indicates whether an interrupt is pending (1  $\rightarrow$  Interrupt pending, 0  $\rightarrow$  No interrupt pending). IP7 : A timer interrupt.
	- IP(6:2) : Ordinary interrupts (Int(4:0)<sup>Note</sup>). However, Int4<sup>Note</sup> never occurs in the VR4120A CPU.
	- IP(1:0) : Software interrupts. Only these bits cause an interrupt exception, when they are set to 1 by means of software.

**Note** Int (4:0) are internal signals of the CPU core. For details about connection to the on-chip peripheral units.

- ExcCode: Exception code field (refer to Table 2-35 for details).
- 0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.



## **Table 2-35. Cause Register Exception Code Field**

The VR4120A CPU has eight interrupt request sources, IP7 to IP0. For the detailed description of interrupts, refer to **Section 2.8 CPU Core Interrupts**.

# **(1) IP7**

This bit indicates whether there is a timer interrupt request. It is set when the values of Count register and Compare register match.

## **(2) IP6 to IP2**

IP6 to IP2 reflect the state of the interrupt request signal of the CPU core.

## **(3) IP1 and IP0**

These bits are used to set/clear a software interrupt request.

# **2.5.3.7 Exception program counter (EPC) register (14)**

The Exception Program Counter (EPC) is a read/write register that contains the address at which processing resumes after an exception has been serviced. Because the  $\mu$ PD98502 does not support the MIPS16 instruction mode, the EPC register contains either:

- Virtual address of the instruction that caused the exception.
- Virtual address of the immediately preceding branch or jump instruction (when the instruction associated with the exception is in a branch delay slot, and the BD bit in the Cause register is set to 1).

The EXL bit in the Status register is set to 1 to keep the processor from overwriting the address of the exceptioncausing instruction contained in the EPC register in the event of another exception.

Figure 2-54 shows the EPC register format.



EPC: Restart address after exception processing.

# **2.5.3.8 WatchLo (18) and WatchHi (19) registers**

The VR4120A processor provides a debugging feature to detect references to a selected physical address; load and store instructions to the location specified by the WatchLo and WatchHi registers cause a Watch exception. Figures 2-55 and 2-56 show the format of the WatchLo and WatchHi registers.

## **Figure 2-55. WatchLo Register Format**

#### **WatchLo Register**



PAddr0 : Specifies physical address bits 31 to 3.

R : If this bit is set to 1, an exception will occur when a load instruction is executed.<br>W : If this bit is set to 1, an exception will occur when a store instruction is executed.

W : If this bit is set to 1, an exception will occur when a store instruction is executed.<br>0 : RFU. Write 0 in a write operation. When this field is read. 0 is read.

: RFU. Write 0 in a write operation. When this field is read, 0 is read.

## **Figure 2-56. WatchHi Register Format**



0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

## **2.5.3.9 XContext register (20)**

The read/write XContext register contains a pointer to an entry in the page table entry (PTE) array, an operating system data structure that stores virtual-to-physical address translations. If a TLB miss occurs, the operating system loads the untranslated data from the PTE into the TLB to handle the software error.

The XContext register is used by the XTLB Refill exception handler to load TLB entries in 64-bit addressing mode.

The XContext register duplicates some of the information provided in the BadVAddr register, and puts it in a form useful for the XTLB exception handler.

This register is included solely for operating system use. The operating system sets the PTEBase field in the register, as needed. Figure 2-57 shows the format of the XContext register.

### **Figure 2-57. XContext Register Format**



PTEBase : The PTEBase field is a base address of the PTE entry table.

- R : Space type (00 → User, 01→ Supervisor, 11 → Kernel). The setting of this field matches virtual address bits 63 and 62.
- BadVPN2 : This field holds the value (VPN2) obtained by halving the virtual page number of the most recent virtual address for which translation failed.

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

The 29-bit BadVPN2 field has bits 39 to 11 of the virtual address that caused the TLB miss; bit 10 is excluded because a single TLB entry maps to an even-odd page pair. For a 1-Kbyte page size, this format may be used directly to address the pair-table of 8-byte PTEs. For 4-Kbyte or more page and PTE sizes, shifting or masking this value produces the appropriate address.

### **2.5.3.10 Parity error register (26)**

The Parity Error (PErr) register is a readable/writeable register. This register is defined to maintain softwarecompatibility with the VR4100, and is not used in hardware because the VR4120A CPU has no parity.

Figure 2-58 shows the format of the PErr register.





Diagnostic : 8-bit self diagnostic field.

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

## **2.5.3.11 Cache error register (27)**

The Cache Error register is a readable/writeable register. This register is defined to maintain software-compatibility with the VR4100, and is not used in hardware because the VR4120A CPU has no parity.

Figure 2-59 shows the format of the Cache Error register.

## **Figure 2-59. Cache Error Register Format**



0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

## **2.5.3.12 ErrorEPC register (30)**

The Error Exception Program Counter (ErrorEPC) register is similar to the EPC register. It is used to store the Program Counter value at which the Cache Error, Cold Reset, Soft Reset, or NMI exception has been serviced.

The read/write ErrorEPC register contains the virtual address at which instruction processing can resume after servicing an error.

This address can be:

- Virtual address of the instruction that caused the exception.
- Virtual address of the immediately preceding branch or jump instruction, when the instruction associated with the error exception is in a branch delay slot.

The contents of the ErrorEPC register do not change when the ERL bit of the Status register is set to 1. This prevents the processor when other exceptions occur from overwriting the address of the instruction in this register which causes an error exception.

There is no branch delay slot indication for the ErrorEPC register.

Figure 2-60 shows the format of the ErrorEPC register.

## **Figure 2-60. ErrorEPC Register Format**



ErrorEPC: Program counter that indicates the restart address after Cold reset, Soft reset, or NMI exception.

## **2.5.4 Details of exceptions**

This section describes causes, processes, and services of the VR4120A's exceptions.

## **2.5.4.1 Exception types**

This section gives sample exception handler operations for the following exception types:

- Cold Reset
- $\diamond$  Soft Reset
- $\lozenge$  NMI
- $\Diamond$  Remaining processor exceptions

When the EXL and ERL bits in the Status register are 0, either User, Supervisor, or Kernel operating mode is specified by the KSU bits in the Status register. When either the EXL or ERL bit is set to 1, the processor is in Kernel mode.

When the processor takes an exception, the EXL bit is set to 1, meaning the system is in Kernel mode. After saving the appropriate state, the exception handler typically resets the EXL bit back to 0. The exception handler sets the EXL bit to 1 so that the saved state is not lost upon the occurrence of another exception while the saved state is being restored.

Returning from an exception also resets the EXL bit to 0. For details, see **APPENDIX A MIPS III INSTRUCTION SET DETAILS**.

## **2.5.4.2 Exception vector address**

The Cold Reset, Soft Reset, and NMI exceptions are always branched to the following reset exception vector address. This address is in an uncached, unmapped space.

- $\div$  BFC0\_0000H in 32-bit mode (virtual address)
- FFFF\_FFFF\_BFC0\_0000H in 64-bit mode (virtual address)

Vector addresses for the remaining exceptions are a combination of a vector offset and a base address. 64-/32-bit mode exception vectors and their offsets are shown below.



## **Table 2-36. 64-Bit Mode Exception Vector Base Addresses**



## **Table 2-37. 32-Bit Mode Exception Vector Base Addresses**

# **(1) TLB refill exception vector**

When BEV bit = 0, the vector base address (virtual) for the TLB Refill exception is in kseg0 (unmapped) space.

- $\div$  8000 0000H in 32-bit mode
- $\div$  FFFF\_FFFF\_8000\_0000H in 64-bit mode

When BEV bit = 1, the vector base address (virtual) for the TLB Refill exception is in kseg1 (uncached, unmapped) space.

- $\div$  BFC0\_0200H in 32-bit mode
- FFFF\_FFFF\_BFC0\_0200H in 64-bit mode

This is an uncached, non-TLB-mapped space, allowing the exception handler to bypass the cache and TLB.

# **2.5.4.3 Priority of exceptions**

While more than one exception can occur for a single instruction, only the exception with the highest priority is reported. Table 2-38 lists the priorities.

High	Cold Reset
	Soft Reset
	<b>NMI</b>
	Address Error (instruction fetch)
	TLB/XTLB Refill (instruction fetch)
	TLB Invalid (instruction fetch)
	Bus Error (instruction fetch)
	<b>System Call</b>
	<b>Breakpoint</b>
	Coprocessor Unusable
	Reserved Instruction
	Trap
	Integer Overflow
	Address Error (data access)
	TLB/XTLB Refill (data access)
	TLB Invalid (data access)
	TLB Modified (data write)
	Watch
	Bus Error (data access)
Low	Interrupt (other than NMI)

**Table 2-38. Exception Priority Order**

Hereafter, handling exceptions by hardware is referred to as "process", and handling exception by software is referred to as "service".
## **2.5.4.4 Cold reset exception**

# **(1) Cause**

The Cold Reset exception occurs when the ColdReset\_B signal (internal) is asserted and then deasserted. This exception is not maskable. The Reset\_B signal (internal) must be asserted along with the ColdReset\_B signal (for details, see **Section 2.6 Initialization Interface**).

# **(2) Processing**

The CPU provides a special interrupt vector for this exception:

- $\div$  BFC0\_0000H (virtual address) in 32-bit mode
- $\div$  FFFF\_FFFF\_BFC0\_0000H (virtual address) in 64-bit mode

The Cold Reset vector resides in unmapped and uncached CPU address space, so the hardware need not initialize the TLB or the cache to process this exception. It also means the processor can fetch and execute instructions while the caches and virtual memory are in an undefined state.

The contents of all registers in the CPU are undefined when this exception occurs, except for the following register fields:

- While the ERL of Status register is 0, the PC value at which an exception occurs is set to the ErrorEPC register.
- TS and SR bits of the Status register are cleared to 0.
- ERL and BEV bits of the Status register are set to 1.
- The Random register is initialized to the value of its upper bound (31).
- The Wired register is initialized to 0.
- Bits 31 to 28 and bits 22 to 3 of the Config register are set to fixed values.
- All other bits are undefined.

## **(3) Servicing**

The Cold Reset exception is serviced by:

- Initializing all processor registers, coprocessor registers, TLB, caches, and the memory system
- Performing diagnostic tests
- Bootstrapping the operating system

## **2.5.4.5 Soft reset exception**

# **(1) Cause**

A Soft Reset (sometimes called Warm Reset) occurs when the ColdReset\_B signal (internal) remains deasserted while the Reset\_B signal (internal) goes from assertion to deassertion (for details, see **Section 2.6 Initialization Interface**).

A Soft Reset immediately resets all state machines, and sets the SR bit of the Status register. Execution begins at the reset vector when the reset is deasserted.

This exception is not maskable.

## **Caution In the** µ**PD98502, a soft reset never occurs.**

# **(2) Processing**

The CPU provides a special interrupt vector for this exception (same location as Cold Reset):

- $\div$  BFC0\_0000H (virtual) in 32-bit mode
- $\div$  FFFF\_FFFF\_BFC0\_0000H (virtual) in 64-bit mode

This vector is located within unmapped and uncached address space, so that the cache and TLB need not be initialized to process this exception. The SR bit of the Status register is set to 1 to distinguish this exception from a Cold Reset exception.

When this exception occurs, the contents of all registers are preserved except for the following registers:

- The PC value at which an exception occurs is set to the ErrorEPC register.
- TS bit of the Status register is cleared to 0.
- ERL, SR, and BEV bits of the Status register are set to 1.

During a soft reset, access to the operating cache or system interface may be aborted. This means that the contents of the cache and memory will be undefined if a Soft Reset occurs.

### **(3) Servicing**

The Soft Reset exception is serviced by:

- Preserving the current processor states for diagnostic tests
- Reinitializing the system in the same way as for a Cold Reset exception

### **2.5.4.6 NMI exception**

# **(1) Cause**

The Nonmaskable Interrupt (NMI) exception occurs when the NMI signal (internal) becomes active. This interrupt is not maskable; it occurs regardless of the settings of the EXL, ERL, and IE bits in the Status register (for details, see **Section 2.8 CPU Core Interrupts**).

# **(2) Processing**

The CPU provides a special interrupt vector for this exception:

- $\div$  BFC0\_0000H (virtual) in 32-bit mode
- $\div$  FFFF\_FFFF\_BFC0\_0000H (virtual) in 64-bit mode

This vector is located within unmapped and uncached address space so that the cache and TLB need not be initialized to process an NMI exception. The SR bit of the Status register is set to 1 to distinguish this exception from a Cold Reset exception.

Unlike Cold Reset and Soft Reset, but like other exceptions, NMI is taken only at instruction boundaries. The states of the caches and memory system are preserved by this exception.

When this exception occurs, the contents of all registers are preserved except for the following registers:

- The PC value at which an exception occurs is set to the ErrorEPC register.
- The TS bit of the Status register is cleared to 0.
- The ERL, SR, and BEV bits of the Status register are set to 1.

# **(3) Servicing**

The NMI exception is serviced by:

- Preserving the current processor states for diagnostic tests
- Reinitializing the system in the same way as for a Cold Reset exception

## **2.5.4.7 Address error exception**

## **(1) Cause**

The Address Error exception occurs when an attempt is made to execute one of the following. This exception is not maskable.

- Execution of the LW, LWU, SW, or CACHE instruction for word data that is not located on a word boundary
- Execution of the LH, LHU, or SH instruction for half-word data that is not located on a half-word boundary
- Execution of the LD or SD instruction for double-word data that is not located on a double-word boundary
- Referencing the kernel address space in User or Supervisor mode
- Referencing the supervisor space in User mode
- Referencing an address that does not exist in the kernel, user, or supervisor address space in 64-bit Kernel, User, or Supervisor mode
- Branching to an address that was not located on a word boundary.

# **(2) Processing**

The common exception vector is used for this exception. The AdEL or AdES code in the Cause register is set. If this exception has been caused by an instruction reference or load operation, AdEL is set. If it has been caused by a store operation, AdES is set.

When this exception occurs, the BadVAddr register stores the virtual address that was not properly aligned or was referenced in protected address space. The contents of the VPN field of the Context and EntryHi registers are undefined, as are the contents of the EntryLo register.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

# **(3) Servicing**

The kernel reports the UNIX™ SIGSEGV (segmentation violation) signal to the current process, and this exception is usually fatal.

#### **2.5.4.8 TLB exceptions**

Three types of TLB exceptions can occur:

- TLB Refill exception occurs when there is no TLB entry that matches a referenced address.
- A TLB Invalid exception occurs when a TLB entry that matches a referenced virtual address is marked as being invalid (with the V bit set to 0).
- The TLB Modified exception occurs when a TLB entry that matches a virtual address referenced by the store instruction is marked as being valid (with the V bit set to 1).

The following three sections describe these TLB exceptions.

#### **(1) TLB refill exception (32-bit space mode)/XTLB refill exception (64-bit space mode)**

### **(a) Cause**

The TLB Refill exception occurs when there is no TLB entry to match a reference to a mapped address space. This exception is not maskable.

#### **(b) Processing**

There are two special exception vectors for this exception; one for references to 32-bit address spaces, and one for references to 64-bit address spaces. The UX, SX, and KX bits of the Status register determine whether the user, supervisor or kernel address spaces referenced are 32-bit or 64-bit spaces. When the EXL bit of the Status register is set to 0, either of these two special vectors is referenced. When the EXL bit is set to 1, the common exception vector is referenced.

This exception sets the TLBL or TLBS code in the ExcCode field of the Cause register. If this exception has been caused by an instruction reference or load operation, TLBL is set. If it has been caused by a store operation, TLBS is set.

When this exception occurs, the BadVAddr, Context, XContext and EntryHi registers hold the virtual address that failed address translation. The EntryHi register also contains the ASID from which the translation fault occurred. The Random register normally contains a valid location in which to place the replacement TLB entry. The contents of the EntryLo register are undefined.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

#### **(c) Servicing**

To service this exception, the contents of the Context or XContext register are used as a virtual address to fetch memory words containing the physical page frame and access control bits for a pair of TLB entries. The memory word is written into the TLB entry by using the EntryLo0, EntryLo1, or EntryHi register.

It is possible that the physical page frame and access control bits are placed in a page where the virtual address is not resident in the TLB. This condition is processed by allowing a TLB Refill exception in the TLB Refill exception handler. In this case, the common exception vector is used because the EXL bit of the Status register is set to 1.

# **(2) TLB invalid exception**

# **(a) Cause**

The TLB Invalid exception occurs when the TLB entry that matches with the virtual address to be referenced is invalid (the V bit is set to 0). This exception is not maskable.

# **(b) Processing**

The common exception vector is used for this exception. The TLBL or TLBS code in the ExcCode field of the Cause register is set. If this exception has been caused by an instruction reference or load operation, TLBL is set. If it has been caused by a store operation, TLBS is set.

When this exception occurs, the BadVAddr, Context, Xcontext, and EntryHi registers contain the virtual address that failed address translation. The EntryHi register also contains the ASID from which the translation fault occurred. The Random register normally stores a valid location in which to place the replacement TLB entry. The contents of the EntryLo register are undefined.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

# **(c) Servicing**

Usually, the V bit of a TLB entry is cleared in the following cases:

- $\Diamond$  When a virtual address does not exist
- $\Diamond$  When the virtual address exists, but is not in main memory (a page fault)
- $\Diamond$  When a trap is required on any reference to the page (for example, to maintain a reference bit)

After servicing the cause of a TLB Invalid exception, the TLB entry is located with a TLBP (TLB Probe) instruction, and replaced by an entry with its V bit set to 1.

## **(3) TLB modified exception**

## **(a) Cause**

The TLB Modified exception occurs when the TLB entry that matches with the virtual address referenced by the store instruction is valid (V bit is 1) but is not writeable (D bit is 0). This exception is not maskable.

# **(b) Processing**

The common exception vector is used for this exception, and the Mod code in the ExcCode field of the Cause register is set.

When this exception occurs, the BadVAddr, Context, Xcontext, and EntryHi registers contain the virtual address that failed address translation. The EntryHi register also contains the ASID from which the translation fault occurred. The contents of the EntryLo register are undefined.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

# **(c) Servicing**

The kernel uses the failed virtual address or virtual page number to identify the corresponding access control bits. The page identified may or may not permit write accesses; if writes are not permitted, a write protection violation occurs.

If write accesses are permitted, the page frame is marked dirty (/writeable) by the kernel in its own data structures. The TLBP instruction places the index of the TLB entry that must be altered into the Index register. The word data containing the physical page frame and access control bits (with the D bit set to 1) is loaded to the EntryLo register, and the contents of the EntryHi and EntryLo registers are written into the TLB.

### **2.5.4.9 Bus error exception**

## **(1) Cause**

A Bus Error exception is raised by board-level circuitry for events such as bus time-out, local bus parity errors, and invalid physical memory addresses or access types. This exception is not maskable.

A Bus Error exception occurs only when a cache miss refill, uncached reference, or unbuffered write occurs simultaneously. In other words, it occurs when an illegal access is detected during BCU read. For details of illegal accesses.

# **(2) Processing**

The common interrupt vector is used for a Bus Error exception. The IBE or DBE code in the ExcCode field of the Cause register is set, signifying whether the instruction caused the exception by an instruction reference, load operation, or store operation.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

# **(3) Servicing**

The physical address at which the fault occurred can be computed from information available in the System Control Coprocessor (CP0) registers.

- If the IBE code in the Cause register is set (indicating an instruction fetch), the virtual address is contained in the EPC register.
- If the DBE code is set (indicating a load or store), the virtual address of the instruction that caused the exception is saved to the EPC register.

The virtual address of the load and store instruction can then be obtained by interpreting the instruction. The physical address can be obtained by using the TLBP instruction and reading the EntryLo register to compute the physical page number.

At the time of this exception, the kernel reports the UNIX SIGBUS (bus error) signal to the current process, but the exception is usually fatal.

### **2.5.4.10 System call exception**

## **(1) Cause**

A System Call exception occurs during an attempt to execute the SYSCALL instruction. This exception is not maskable.

# **(2) Processing**

The common exception vector is used for this exception, and the Sys code in the ExcCode field of the Cause register is set.

The EPC register contains the address of the SYSCALL instruction unless it is in a branch delay slot, in which case the EPC register contains the address of the preceding branch instruction.

If the SYSCALL instruction is in a branch delay slot, the BD bit of the Status register is set to 1; otherwise this bit is cleared.

# **(3) Servicing**

When this exception occurs, control is transferred to the applicable system routine.

To resume execution, the EPC register must be altered so that the SYSCALL instruction does not re-execute; this is accomplished by adding a value of 4 to the EPC register before returning.

If a SYSCALL instruction is in a branch delay slot, interpretation (decoding) of the branch instruction is required to resume execution.

# **2.5.4.11 Breakpoint exception**

### **(1) Cause**

A Breakpoint exception occurs when an attempt is made to execute the BREAK instruction. This exception is not maskable.

### **(2) Processing**

The common exception vector is used for this exception, and the Bp code in the ExcCode field of the Cause register is set.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

### **(3) Servicing**

When the Breakpoint exception occurs, control is transferred to the applicable system routine. Additional distinctions can be made by analyzing the unused bits of the BREAK instruction (bits 25 to 6), and loading the contents of the instruction whose address the EPC register contains.

To resume execution, the EPC register must be altered so that the BREAK instruction does not re-execute; this is accomplished by adding a value of 4 to the EPC register before returning.

If a BREAK instruction is in a branch delay slot, interpretation (decoding) of the branch instruction is required to resume execution.

### **2.5.4.12 Coprocessor unusable exception**

#### **(1) Cause**

The Coprocessor Unusable exception occurs when an attempt is made to execute a coprocessor instruction for either:

- $\Diamond$  a corresponding coprocessor unit that has not been marked usable (Status register bit, CU0 = 0), or
- $\div$  CP0 instructions, when the unit has not been marked usable (Status register bit, CU0 = 0) and the process executes in User or Supervisor mode.

This exception is not maskable.

### **(2) Processing**

The common exception vector is used for this exception, and the CPU code in the ExcCode field of the Cause register is set. The CE bit of the Cause register indicates which of the four coprocessors was referenced. The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

### **(3) Servicing**

The coprocessor unit to which an attempted reference was made is identified by the CE bit of the Cause register. One of the following processing is performed by the handler:

- $\div$  If the process is entitled access to the coprocessor, the coprocessor is marked usable and the corresponding state is restored to the coprocessor.
- $\Diamond$  If the process is entitled access to the coprocessor, but the coprocessor does not exist or has failed, interpretation of the coprocessor instruction is possible.
- $\div$  If the BD bit in the Cause register is set to 1, the branch instruction must be interpreted; then the coprocessor instruction can be emulated and execution resumed with the EPC register advanced past the coprocessor instruction.
- $\div$  If the process is not entitled access to the coprocessor, the kernel reports UNIX SIGILL/ILL\_PRIVIN\_FAULT (illegal instruction/privileged instruction fault) signal to the current process, and this exception is fatal.

#### **2.5.4.13 Reserved instruction exception**

#### **(1) Cause**

The Reserved Instruction exception occurs when an attempt is made to execute one of the following instructions:

- Instruction with an undefined major opcode (bits 31 to 26)
- SPECIAL instruction with an undefined minor opcode (bits 5 to 0)
- REGIMM instruction with an undefined minor opcode (bits 20 to 16)
- 64-bit instructions in 32-bit User or Supervisor mode
- RR instruction with an undefined minor op code (bits 4 to 0)

64-bit operations are always valid in Kernel mode regardless of the value of the KX bit in the Status register. This exception is not maskable.

#### **(2) Processing**

The common exception vector is used for this exception, and the RI code in the ExcCode field of the Cause register is set.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

## **(3) Servicing**

All currently defined MIPS ISA instructions can be executed. The process executing at the time of this exception is handled by a UNIX SIGILL/ILL\_RESOP\_FAULT (illegal instruction/reserved operand fault) signal. This error is usually fatal.

## **2.5.4.14 Trap exception**

# **(1) Cause**

The Trap exception occurs when a TGE, TGEU, TLT, TLTU, TEQ, TNE, TGEI, TGEUI, TLTI, TLTUI, TEQI, or TNEI instruction results in a TRUE condition. This exception is not maskable.

# **(2) Processing**

The common exception vector is used for this exception, and the Tr code in the ExcCode field of the Cause register is set.

The EPC register contains the address of the trap instruction causing the exception unless the instruction is in a branch delay slot, in which case the EPC register contains the address of the preceding branch instruction and the BD bit of the Cause register is set to 1.

# **(3) Servicing**

At the time of a Trap exception, the kernel reports the UNIX SIGFPE/FPE\_INTOVF\_TRAP (floating-point exception/integer overflow) signal to the current process, but the exception is usually fatal.

# **2.5.4.15 Integer overflow exception**

### **(1) Cause**

An Integer Overflow exception occurs when an ADD, ADDI, SUB, DADD, DADDI, or DSUB instruction results in a 2's complement overflow. This exception is not maskable.

# **(2) Processing**

The common exception vector is used for this exception, and the Ov code in the ExcCode field of the Cause register is set.

The EPC register contains the address of the instruction that caused the exception unless the instruction is in a branch delay slot, in which case the EPC register contains the address of the preceding branch instruction and the BD bit of the Cause register is set to 1.

# **(3) Servicing**

At the time of the exception, the kernel reports the UNIX SIGFPE/FPE\_INTOVF\_TRAP (floating-point exception/integer overflow) signal to the current process, and this exception is usually fatal.

### **2.5.4.16 Watch exception**

# **(1) Cause**

A Watch exception occurs when a load or store instruction references the physical address specified by the WatchLo/WatchHi registers. The WatchLo/WatchHi registers specify whether a load or store or both could have initiated this exception.

- When the R bit of the WatchLo register is set to 1: Load instruction
- When the W bit of the WatchLo register is set to 1: Store instruction
- When both the R bit and W bit of the WatchLo register are set to 1: Load instruction or store instruction

The CACHE instruction never causes a Watch exception.

The Watch exception is postponed while the EXL bit in the Status register is set to 1, and Watch exception is only maskable by setting the EXL bit in the Status register to 1.

### **(2) Processing**

The common exception vector is used for this exception, and the Watch code in the ExcCode field of the Cause register is set.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

# **(3) Servicing**

The Watch exception is a debugging aid; typically the exception handler transfers control to a debugger, allowing the user to examine the situation. To continue, once the Watch exception must be disabled to execute the faulting instruction. The Watch exception must then be reenabled. The faulting instruction can be executed either by the debugger or by setting breakpoints.

## **2.5.4.17 Interrupt exception**

## **(1) Cause**

The Interrupt exception occurs when one of the eight interrupt conditions<sup>Note</sup> is asserted. In the VR4120A CPU, interrupt requests from internal peripheral units first enter the ICU and are then notified to the CPU core via one of four interrupt sources (Int(3:0)) or NMI.

Each of the eight interrupts can be masked by clearing the corresponding bit in the IM field of the Status register, and all of the eight interrupts can be masked at once by clearing the IE bit of the Status register or setting the EXL/ERL bit.

**Note** They are 1 timer interrupt, 5 ordinary interrupts, and 2 software interrupts.

Of the five ordinary interrupts, Int4 is never asserted active in the VR4120A CPU.

# **(2) Processing**

The common exception vector is used for this exception, and the Int code in the ExcCode field of the Cause register is set.

The IP field of the Cause register indicates current interrupt requests. It is possible that more than one of the bits can be simultaneously set (or cleared) if the interrupt request signal is asserted and then deasserted before this register is read.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

## **(3) Servicing**

If the interrupt is caused by one of the two software-generated exceptions (SW0 or SW1), the interrupt condition is cleared by setting the corresponding Cause register bit to 0.

If the interrupt is caused by hardware, the interrupt condition is cleared by deactivating the corresponding interrupt request signal.

### **2.5.5 Exception processing and servicing flowcharts**

The remainder of this chapter contains flowcharts for the following exceptions and guidelines for their handlers:

- $\diamond$  Common exceptions and a guideline to their exception handler
- $\div$  TLB/XTLB Refill exception and a guideline to their exception handler
- $\Diamond$  Cold Reset, Soft Reset and NMI exceptions, and a guideline to their handler.

Generally speaking, the exceptions are "processed" by hardware (HW); the exceptions are then "serviced" by software (SW).





**(a) Handling Exceptions other than Cold Reset, Soft Reset, NMI, and TLB/XTLB Refill (Hardware)**



**Remark** The interrupts can be masked by setting the IE or IM bit. The Watch exception can be set to pending state by setting the EXL bit to 1.

#### **Figure 2-61. Common Exception Handling (2/2)**

# **(b) Servicing Common Exceptions (Software)**



#### **Figure 2-62. TLB/XTLB Refill Exception Handling (1/2)**

# **(a) Handling TLB/XTLB Refill Exceptions (Hardware)**



## **Figure 2-62. TLB/XTLB Refill Exception Handling (2/2)**

# **(b) Servicing TLB/XTLB Refill Exceptions (Software)**





**Figure 2-63. Cold Reset Exception Handling**



(Hardware)



# **2.6 Initialization Interface**

This section describes the reset sequence of the VR4120A Core. For details about factors of reset or reset of the whole VB4120A Core

### **2.6.1 Cold reset**

In the VR4120A Core, a cold reset sequence is executed in the CPU core in the following cases:

- Hardware reset
- Deadman's SW shutdown
- Software shutdown
- HAL Timer shutdown

A Cold Reset completely initializes the CPU core, except for the following register bits.

- The TS and SR bits of the Status register are cleared to 0.
- The ERL and BEV bits of the Status register are set to 1.
- The upper limit value (31) is set in the Random register.
- The Wired register is initialized to 0.
- Bits 31 to 28 of the Config register are set to 0 and bits 22 to 3 to 04800H; the other bits are undefined.
- The values of the other registers are undefined.

## **2.6.2 Soft reset**

A Soft Reset initializes the CPU core without affecting the clocks; in other words, a Soft Reset is a logic reset. In a Soft Reset, the CPU core retains as much state information as possible; all state information except for the following is retained:

- The TS bit of the Status register is cleared to 0.
- The SR, ERL and BEV bits of the Status register are set to 1.
- The Count register is initialized to 0.
- The IP7 bit of the Cause register is cleared to 0.
- Any Interrupts generated on the SysAD bus are cleared.
- NMI is cleared.
- The Config register is initialized.

## **2.6.3 VR4120A processor modes**

The VR4120A supports various modes, which can be selected by the user. The CPU core mode is set each time a write occurs in the Status register and Config register. The on-chip peripheral unit mode is set by writing to the I/O register.

This section describes the CPU core's operation modes. For operation modes of on-chip peripheral units, see the chapters describing the various units.

#### **2.6.3.1 Power modes**

The VR4120A supports four power modes: Fullspeed mode, Standby mode, Suspend mode, and Hibernate mode.

#### **(1) Fullspeed mode**

This is the normal operation mode.

The VR4120A's default status sets operation under Fullspeed mode. After the processor is reset, the VR4120A returns to Fullspeed mode.

#### **(2) Standby mode**

When a STANDBY instruction has been executed, the processor can be set to Standby mode. During Standby mode, all of the internal clocks in the CPU core except for the timer and interrupt clocks are held at high level. The peripheral units all operate as they do during Fullspeed mode. This means that DMA operations are enabled during Standby mode.

When the STANDBY instruction completes the WB stage, the VR4120A remains idle until the SysAD internal bus enters the idle state. Next, the clocks in the CPU core are shut down and pipeline operation is stopped. However, the PLL, timer, and interrupt clocks continue to operate, as do the internal bus clocks (TClock and MasterOut).

During Standby mode, the processor is returned to Fullspeed mode if any interrupt occurs, including a timer interrupt that occurs internally.

#### **(3) Suspend mode**

When the SUSPEND instruction has been executed, the processor can be set to Suspend mode. During Suspend mode, the processor stalls the pipeline and supplying all of the internal clocks in the CPU core except for PLL timer and interrupt clocks are stopped. The VR4120A stops supplying TClock to peripheral units. Accordingly, during Suspend mode peripheral units can only be activated by a special interrupt unit (DCD\_B control, etc.). While in this mode, the register and cache contents are retained.

When the SUSPEND instruction completes the WB stage, the VR4120A switches the DRAM to self refresh mode and then waits for the SysAD internal bus to enter the idle state. Next, the clocks in the CPU core are shut down and pipeline operation is stopped. The VR4120A then stops supplying TClock to peripheral units. However, the PLL, timer, and interrupt clocks continue to operate, as do the MasterOut.

The processor remains in Suspend mode until an interrupt is received, at which time it returns to Fullspeed mode.

#### **(4) Hibernate mode**

When the HIBERNATE instruction has been executed, the processor can be set to Hibernate mode. During Hibernate mode, the processor stops supplying clocks to all units. The register and cache contents are retained and output of TClock and MasterOut is stopped. The processor remains in Hibernate mode until the POWER pin is asserted or a WakeUpTimer interrupt occurs at which the processor returns to Fullspeed mode.

In this mode, supplying voltage to the 2.5-V power-supply systems (VDD2, VDDP, VDDPD) can be stopped. When the voltage of the 2.5-V power supplies becomes 0 V, the power dissipation becomes almost 0 W (it is not exactly 0 V because there are a 32.768-kHz oscillator and on-chip peripheral circuits operating at 32.768 kHz).

#### **2.6.3.2 Privilege mode**

The VR4120A supports three system modes: kernel expanded addressing mode, supervisor expanded addressing mode, and user expanded addressing mode. These three modes are described below.

#### **(1) Kernel expanded addressing mode**

When the Status register's KX bit has been set, an expanded TLB miss exception vector is used when a TLB miss occurs for the kernel address. While in kernel mode, the MIPS III operation code can always be used, regardless of the KX bit.

#### **(2) Supervisor expanded addressing mode**

When the Status register's SX bit has been set, the MIPS III operation code can be used when in supervisor mode and an expanded TLB miss exception vector is used when a TLB miss occurs for the supervisor address.

#### **(3) User expanded addressing mode**

When the Status register's UX bit has been set, the MIPS III operation code can be used when in user mode, and an expanded TLB miss exception vector is used when a TLB miss occurs for the user address. When this bit is cleared, the MIPS I and II operation codes can be used, as can 32-bit virtual addresses.

#### **2.6.3.3 Reverse endian**

When the Status register's RE bit has been set, the endian ordering is reversed to adopt the user software's perspective. However, the RE bit of the Status register must be set to 0 since the VR4120A supports the little-endian order only.

#### **2.6.3.4 Bootstrap exception vector (BEV)**

The BEV bit is used to generate an exception during operation testing (diagnostic testing) of the cache and main memory system. This bit is automatically set to 1 after reset or NMI exception.

When the Status register's BEV bit has been set, the address of the TLB miss exception vector is changed to the virtual address FFFF FFFF BFC0\_0200H and the ordinary execution vector is changed to address FFFF\_FFFF\_BFC0\_0380H.

When the BEV bit is cleared, the TLB miss exception vector's address is changed to FFFF\_FFFF\_8000\_0000H and the ordinary execution vector is changed to address FFFF\_FFFF\_8000\_0180H.

#### **2.6.3.5 Cache error check**

The Status register's CE bit has no meaning because the VR4120A does not support cash parity.

#### **2.6.3.6 Parity error prohibit**

When the Status register's DE bit has been set, the processor does not issue any cache parity error exceptions.

#### **2.6.3.7 Interrupt enable (IE)**

When the Status register's IE bit has been cleared, no interrupts can be received except for reset interrupts and nonmaskable interrupts.

# **2.7 Cache Memory**

This section describes in detail the cache memory: its place in the VR4120A Core memory organization, and individual organization of the caches.

#### **2.7.1 Memory organization**

Figure 2-65 shows the VR4120A Core system memory hierarchy. In the logical memory hierarchy, the caches lie between the CPU and main memory. They are designed to make the speedup of memory accesses transparent to the user.

Each functional block in Figure 2-65 has the capacity to hold more data than the block above it. For instance, main memory (physical memory) has a larger capacity than the caches. At the same time, each functional block takes longer to access than any block above it. For instance, it takes longer to access data in main memory than in the CPU on-chip registers.

**Figure 2-65. Logical Hierarchy of Memory**



The VR4120A has two on-chip caches: one holds instructions (the instruction cache), the other holds data (the data cache). The instruction and data caches can be read in one PClock cycle.

2 PCycles are needed to write data. However, data writes are pipelined and can complete at a rate of one per PClock cycle. In the first stage of the cycle, the store address is translated and the tag is checked; in the second stage, the data is written into the data RAM.

## **2.7.2 Cache organization**

This section describes the organization of the on-chip data and instruction caches. Figure 2-66 provides a block diagram of the VR4120A Core cache and memory model.





# **(1) Cache line lengths**

A cache line is the smallest unit of information that can be fetched from main memory for the cache, and that is represented by a single tag.

The line size for the instruction/data cache is 4 words (16 bytes).

For the cache tag, see **2.7.2.1 Organization of the instruction cache (I-cache)** and **2.7.2.2 Organization of the data cache (D-cache)**.

### **(2) Cache sizes**

The instruction cache in the VR4120A Core is 16 Kbytes; the data cache is 8 Kbytes.

# **2.7.2.1 Organization of the instruction cache (I-cache)**

Each line of I-cache data (although it is actually an instruction, it is referred to as data to distinguish it from its tag) has an associated 23-bit tag that contains a 22-bit physical address, and a single valid bit.

The VR4120A Core I-cache has the following characteristics:

- $\Diamond$  direct-mapped
- $\Diamond$  indexed with a virtual address
- $\diamond$  checked with a physical tag
- $\Diamond$  organized with a 4-word (16-byte) cache line

Figure 2-67 shows the format of a 4-word (16-byte) I-cache line.

### **Figure 2-67. Instruction Cache Line Format**



PTag : Physical tag (bits 31 to 10 of physical address)

V : Valid bit

Data : Cache data

# **2.7.2.2 Organization of the data cache (D-cache)**

Each line of D-cache data has an associated 25-bit tag that contains a 22-bit physical address, a Valid bit, a Dirty bit, and a Write-back bit.

The VR4120A Core D-cache has the following characteristics :

- $\Leftrightarrow$  write-back
- $\Diamond$  direct-mapped
- $\Diamond$  indexed with a virtual address
- $\Leftrightarrow$  checked with a physical tag
- $\Diamond$  organized with a 4-word (16-byte) cache line.

Figure 2-68 shows the format of a 4-word (16-byte) D-cache line.

# **Figure 2-68. Data Cache Line Format**



W : Write-back bit (set if cache line has been written)

- D : Dirty bit<br>V : Valid bit
- : Valid bit
- PTag : Physical tag (bits 31 to 10 of physical address)
- Data : D-cache data

#### **2.7.2.3 Accessing the caches**

Figure 2-69 shows the virtual address (VA) index into the caches. The number of virtual address bits used to index the instruction and data caches depends on the cache size.

#### **(1) Data cache addressing**

Using VA (12:4). The most-significant bit is VA12 because the cache size is 8 Kbytes. The least-significant bit is VA4 because the line size is 4 words (16 bytes).

#### **(2) Instruction cache addressing**

Using VA (13:4). The most-significant bit is VA13 because the cache size is 16 Kbytes. The least-significant bit is VA4 because the line size is 4 words (16 bytes).



**Figure 2-69. Cache Data and Tag Organization**

#### **2.7.3 Cache operations**

As described earlier, caches provide temporary data storage, and they make the speedup of memory accesses transparent to the user. In general, the CPU core accesses cache-resident instructions or data through the following procedure:

- 1. The CPU core, through the on-chip cache controller, attempts to access the next instruction or data in the appropriate cache.
- 2. The cache controller checks to see if this instruction or data is present in the cache.
	- $\div$  If the instruction/data is present, the CPU core retrieves it. This is called a cache hit.
	- $\div$  If the instruction/data is not present in the cache, the cache controller must retrieve it from memory. This is called a cache miss.
- 3. The CPU core retrieves the instruction/data from the cache and operation continues.

It is possible for the same data to be in two places simultaneously: main memory and cache. This data is kept consistent through the use of a write-back methodology; that is, modified data is not written back to memory until the cache line is to be replaced.

Instruction and data cache line replacement operations are described in the following sections.

### **2.7.3.1 Cache write policy**

The VR4120A Core manages its data cache by using a write-back policy; that is, it stores write data into the cache, instead of writing it directly to memory<sup>Note</sup>. Some time later this data is independently written into memory. In the VR4120A implementation, a modified cache line is not written back to memory until the cache line is to be replaced either in the course of satisfying a cache miss, or during the execution of a write-back CACHE instruction.

When the CPU core writes a cache line back to memory, it does not ordinarily retain a copy of the cache line, and the state of the cache line is changed to invalid.

**Note** Contrary to the write-back, the write-through cache policy stores write data into the memory and cache simultaneously.

### **2.7.4 Cache states**

#### **(1) Cache line**

The three terms below are used to describe the state of a cache line:

- $\Diamond$  Dirty: a cache line containing data that has changed since it was loaded from memory.
- $\Diamond$  Clean: a cache line that contains data that has not changed since it was loaded from memory.
- $\Diamond$  Invalid: a cache line that does not contain valid information must be marked invalid, and cannot be used. For example, after a Soft Reset, software sets all cache lines to invalid. A cache line in any other state than invalid is assumed to contain valid information. Neither Cold reset nor Soft reset makes the cache state invalid. Software makes the cache state invalid.

#### **(2) Data cache**

The data cache supports three cache states:

- $\Leftrightarrow$  Invalid
- $\Diamond$  Valid clean
- $\Diamond$  Valid dirty

#### **(3) Instruction cache**

The instruction cache supports two cache states:

- $\lozenge$  Invalid
- $\div$  Valid

The state of a valid cache line may be modified when the processor executes a CACHE operation. CACHE operations are described in **APPENDIX A MIPS III INSTRUCTION SET DETAILS**.

#### **2.7.5 Cache state transition diagrams**

The following section describes the cache state diagrams for the data and instruction cache lines. These state diagrams do not cover the initial state of the system, since the initial state is system-dependent.

#### **2.7.5.1 Data cache state transition**

The following diagram illustrates the data cache state transition sequence. A load or store operation may include one or more of the atomic read and write operations shown in the state diagram below, which may cause cache state transitions.

- $\Diamond$  Read (1) indicates a read operation from main memory to cache, inducing a cache state transition.
- $\Diamond$  Read (2) indicates a read operation from cache to the CPU core, which induces no cache state transition.
- $\Diamond$  Write (1) indicates a write operation from CPU core to cache, inducing a cache state transition.
- $\div$  Write (2) indicates a write operation from CPU core to cache, which induces no cache state transition.



**Figure 2-70. Data Cache State Diagram**

#### **2.7.5.2 Instruction cache state transition**

The following diagram illustrates the instruction cache state transition sequence.

Read (1) indicates a read operation from main memory to cache, inducing a cache state transition. Read (2) indicates a read operation from cache to the CPU core, which induces no cache state transition.

#### **Figure 2-71. Instruction Cache State Diagram**



### **2.7.6 Cache data integrity**

Figures 2-72 to 2-86 shows checking operations for various cache accesses.





**Figure 2-73. Data Check Flow on Load Operations**





**Figure 2-74. Data Check Flow on Store Operations**

**Figure 2-75. Data Check Flow on Index\_Invalidate Operations**







**Figure 2-77. Data Check Flow on Index\_Load\_Tag Operations**















**Figure 2-81. Data Check Flow on Hit\_Writeback\_Invalidate Operations**















**Figure 2-85. Refill Flow**






**Remark** Write-back Procedure:

On a store miss write-back, data tag is checked and data is transferred to the write buffer. If an error is detected in the data field, the write back is not terminated; the erroneous data is still written out to main memory. If an error is detected in the tag field, the write-back bus cycle is not issued.

The cache data may not be checked during CACHE operation.

## **2.7.7 Manipulation of the caches by an external agent**

The VR4120A does not provide any mechanisms for an external agent to examine and manipulate the state and contents of the caches.

## **2.8 CPU Core Interrupts**

Four types of interrupt are available on the CPU core. These are:

- $\diamond$  one non-maskable interrupt, NMI
- $\Leftrightarrow$  five ordinary interrupts
- $\diamond$  two software interrupts
- $\diamond$  one timer interrupt

For the interrupt request input to the CPU core.

#### **2.8.1 Non-maskable interrupt (NMI)**

The non-maskable interrupt is acknowledged by asserting the NMI signal (internal), forcing the processor to branch to the Reset Exception vector. This signal is latched into an internal register at the rising edge of MasterOut signal (internal), as shown in Figure 2-87.

NMI only takes effect when the processor pipeline is running.

This interrupt cannot be masked.

Figure 2-87 shows the internal service of the NMI signal. The NMI signal is latched into an internal register by the rising edge of MasterOut. The latched signal is inverted to be transferred to inside the device as an NMI request.

#### **Figure 2-87. Non-maskable Interrupt Signal**



#### **2.8.2 Ordinary interrupts**

Ordinary interrupts are acknowledged by asserting the Int(4:0) signals (internal). However, Int4 never occurs in the VR4120A.

This interrupt request can be masked with the IM (6:2), IE, and EXL fields of the Status register.

#### **2.8.3 Software interrupts generated in CPU core**

Software interrupts generated in the CPU core use bits 1 and 0 of the IP (interrupt pending) field in the Cause register. These may be written by software, but there is no hardware mechanism to set or clear these bits.

After the processing of a software interrupt exception, corresponding bit of the IP field in the Cause register must be cleared before returning to ordinary routine or enabling multiple interrupts until the operation returns to normal routine.

This interrupt request is maskable through the IM (1:0), IE, and EXL fields of the Status register.

#### **2.8.4 Timer interrupt**

The timer interrupt uses bit 7 of the IP (interrupt pending) field of the Cause register. This bit is set automatically whenever the value of the Count register equals the value of the Compare register, and an interrupt request is acknowledged.

This interrupt is maskable through IM7 of the IM field of the Status register.

## **2.8.5 Asserting interrupts**

#### **2.8.5.1 Detecting hardware interrupts**

Figure 2-88 shows how the hardware interrupts are readable through the Cause register.

The timer interrupt signal, IP7, is directly readable as bit 15 of the Cause register.

Bits 4 to 0 of the Interrupt register are bit-wise ORed with the current value of the Int4 to 0 signals and the result is directly readable as bits 14 to 10 of the Cause register.

IP1 and IP0 of the Cause register, which are described in **Section 2.5 Exception Processing**, are software interrupts. There is no hardware mechanism for setting or clearing the software interrupts.



**Figure 2-88. Hardware Interrupt Signals**

#### **2.8.5.2 Masking interrupt signals**

Figure 2-89 shows the masking of the CPU core interrupt signals.

- $\Diamond$  Cause register bits 15 to 8 (IP7 to IP0) are AND-ORed with Status register interrupt mask bits 15 to 8 (IM7 to IM0) to mask individual interrupts.
- $\Diamond$  Status register bit 0 is a global Interrupt Enable (IE). It is ANDed with the output of the AND-OR logic shown in Figure 2-89 to produce the CPU core interrupt signal. The EXL bit in the Status register also enables these interrupts.







## **CHAPTER 3 SYSTEM CONTROLLER**

## **3.1 Overview**

## Register map

This block is an internal system controller for the  $\mu$ PD98502. System controller provides bridging function among the CPU system bus "SysAD", NEC original high-speed on-chip bus "IBUS" and memory bus for SDRAM/PROM/flash. Features of system controller are as follows.

- Provides bus bridging function among SysAD bus, IBUS and memory
- Supports endian converting function on SysAD bus
- Can directly connect to SDRAM and PROM/flash
- Supports Deadman's SW timer and separated 2-ch timers
- Supports NS16550 compatible UART

## **3.1.1 CPU interface**

- Connects directly to the VR4120A CPU bus "SysAD bus"
- Supports all VR4120A bus cycles at 66 MHz or 100 MHz
- Supports only data rate D
- Supports only sequential ordering
- 4-word (16-byte) x 4-entry write command buffer
- Little-endian or big-endian byte order
- Don't support 8-words burst R/W on SysAD bus

## **3.1.2 Memory interface**

- 66-MHz or 100-MHz memory bus
- Up to 32-MB base memory range supports SDRAM
- Up to 8-MB write-protectable boot memory range supports PROM/flash
- On-chip programmable SDRAM refresh controller
- 4-word (16-byte) write data buffer
- 4-word (16-byte) prefetch data buffer (memory-to-CPU)
- PROM/flash data signals multiplexed on SDRAM data signals
- Variable Flash memory data bus (8,16,32 bits)
- Programmable memory bus arbitration priority
- Programmable address ranges for the memory
- Programmable RAS-CAS delay (2, 3, 4 clocks)
- Programmable CAS latency (2, 3 clocks)

## **3.1.3 IBUS Interface**

- Master and target capability
- 64-word (256-byte) IBUS Slave TxFIFO (IBUS reads data from memory)
- 64-word (256-byte) IBUS Slave RxFIFO (IBUS writes data to memory)
- 4-word (16-byte) IBUS Master TxFIFO (VR4120A reads data from IBUS)
- 4-word (16-byte) x 4 entry IBUS Master RxFIFO (VR4120A writes data to IBUS)
- Supports bus timer to detect IBUS stall
- 66-MHz IBUS clock rate
- Supports 266-MB/sec (32 bits @66 MHz) bursts on IBUS.
- Support endian conversion between memory and IBUS slave I/F
- Support endian conversion between SyaAD bus and IBUS master I/F

## **3.1.4 UART**

- Universal Asynchronous Receiver/Transmitter
- Modem control functions
- Even, odd or no parity bit generation
- Fully prioritized interrupt control

## **3.1.5 EEPROM**

- 165/250-kHz clock rate (Depend on CPU clock rate ; 66/100 MHz)
- Support only 3.3-V EEPROM (Recommended National Semiconductor's "NM93C46")
- Support Micro Wire interface for Serial EEPROM
- Support auto-load function for two addresses of MAC at system boot

## **3.1.6 Timer**

• Two 32-bit loadable general-purpose timers generating interrupt to CPU

## **3.1.7 Interrupt controller**

- Generates NMI and INT
- All interrupt causing events maskable

## **3.1.8 DSU (Deadman's SW Unit)**

• Deadman's SW Unit generates cold reset to CPU

## **3.1.9 System block diagram**



## **3.1.10 Data flow diagram**



**188** Preliminary User's Manual S15543EJ1V0UM

## **3.2 Registers**

## **3.2.1 Register map**

Following Table summarizes the controller's register set. The base address for the set is 1000\_0000H in the physical address space.





**Remarks 1.** In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

- "- " means "not accessible".
- **2.** All internal registers are 32-bit word-aligned registers.
- **3.** The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- **4.** Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- **5.** Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- **6.** In the "Access" filed,
	- "W" means that word access is valid,
	- "H" means that half word access is valid,
	- "B" means that byte access is valid.
- **7.** Write access to the read-only register cause no error, but the write data is lost.
- **8.** The CPU can access all internal registers, but IBUS master device cannot access them.

## **3.2.2 S\_GMR (General Mode Register)**

The general mode register "S\_GMR" is a read-write and 32-bit word-aligned register. After initializing, VR4120A sets the IAEN bit to enable the IBUS arbiter. S\_GMR is initialized to 0 at reset and contains the following fields:



## **3.2.3 S\_GSR (General Status Register)**

The general status register "S\_GSR" is a read-only and 32-bit word-aligned register. S\_GSR indicates the status of external pins of the  $\mu$ PD98502. S\_GSR contains the following fields:



**NOTE** The µPD98502 does not support MIPS16 mode. MIPS16 mode pin (located D11) should be connected to GND.

## **3.2.4 S\_ISR (Interrupt Status Register)**

The interrupt status register "S\_ISR" is a read-clear and 32-bit word-aligned register. S\_ISR indicates the interruption status from SysAD/IBUS interfaces, timer, UART and so on. If corresponding bit in S\_IMR (Interrupt Mask Register) is set and the interrupt is not masked, system controller interrupts to VR4120A using interrupt signal. The bit in S\_ISR is reset after being read by the VR4120A. When the same type of incident occurs before the bit has been read, the bit will be set again. S\_ISR is initialized to 0 at reset and contains the following fields:



Remarks 1. To clear bits 0 to 4 in this register, the VR4120A must read the byte that contains the TM0IS register. In addition, to clear bits 16 to 17, the VR4120A must read the byte that contains the PCIIS register.

**2.** MAC2 interrupt and PCI interrupt can not be masked by system controller.

**3.** After clearing MAC2IS/PCIIS bit, MAC/PCI block continues to provide interrupt signal to VR4120A.

## **3.2.5 S\_IMR (Interrupt Mask Register)**

The interrupt mask register "S\_IMR" is a read-write and 32-bit word-aligned register. S\_IMR masks interruption for each corresponding incident. A mask bit, which locates in the same bit location to a corresponding bit in S\_ISR, controls interruption triggered by the incident. If a bit of this register is reset to 0, the corresponding bit of the S\_ISR is masked. If it is set to 1, the corresponding bit is unmasked. When the unmask bit is set and the bit in S\_ISR is set, system controller asserts interrupt signal to VR4120A. S\_IMR is initialized to 0 at reset and contains the following fields:



**Remark** MAC2 interrupt and PCI interrupt can not be masked by system controller.

## **3.2.6 S\_NSR (NMI Status Register)**

The interrupt status register "S\_NSR" is a read-clear and 32-bit word-aligned register. S\_NSR indicates the nonmaskable interruption "NMI" status from SysAD/IBUS interfaces, external NMI, memory interface and so on. If corresponding bit in S\_NER (NMI Enable Register) is set and the NMI is enabled, system controller interrupts to VR4120A using non-maskable interrupt signal. The bit in S\_NSR is reset after being read by the VR4120A. When the same type of incident occurs before the bit has been read, the bit will be set again. S\_NSR is initialized to 0 at reset and contains the following fields:





## **3.2.7 S\_NER (NMI Enable Register)**

The NMI enable register "S\_NER" is a read-write and 32-bit word-aligned register. S\_NER enables NMI for each corresponding incident. A enable bit, which locates in the same bit location to a corresponding bit in S\_NSR, controls interruption triggered by the incident. If a bit of this register is reset to 0, the corresponding bit of the S\_NSR is disabled. If it is set to 1, the corresponding bit is enabled. When the enable bit is set and the bit in S\_NSR is set, system controller asserts interrupt signal to VR4120A. S\_NER is initialized to 0 at reset and contains the following fields:



## **3.2.8 S\_VER (Version Register)**

The version register "S\_VER" is a read-only and 32-bit word-aligned register. S\_VER indicates version number of the  $\mu$ PD98502. S\_VER is initialized to 300H at reset and contains the following fields:



## **3.2.9 S\_IOR (IO Port Register)**

The IO port register "S\_IOR" is a read-write and 32-bit word-aligned register. IO port register is used to indicate the status of software. Each bit of the following POM\_OUT fields is connected to the external IO port (POM[7:0]) directly. S\_IOR is initialized to 0 at reset and contains the following fields:



## **3.2.10 S\_WRCR (Warm Reset Control Register)**

The warm reset control register "S\_WRCR" is a write-only and 32-bit word-aligned register. S\_WRCR generates warm-reset request to USB Controller, Ethernet Controller, ATM Cell Processor, UART, and PCI Controller independently. S\_WRCR is initialized to 0 at reset and contains the following fields:



**Remark** All fields in this register will read back as 0.

## **3.2.11 S\_WRSR (Warm Reset Status Register)**

The warm reset status register "S\_WRSR" is a read-only and 32-bit word-aligned register. S\_WRSR indicates the response from USB Controller, Ethernet Controller, ATM Cell Processor, UART, and PCI Controller independently. S\_WRSR is initialized to 0 at reset and contains the following fields:



## **3.2.12 S\_PWCR (Power Control Register)**

The power control register "S\_PWCR" is a read-write and 32-bit word-aligned register. S\_PWCR requests to keep the idle state for USB Controller, Ethernet Controller, ATM Cell Processor, and PCI Controller by setting following IDRQ fields. VR4120A must request these blocks to keep the idle state and check their acknowledgement by reading the power status register "S\_PWSR" prior to perform suspend by setting following STOP fields. S\_PWCR is initialized to 0 at reset and contains the following fields:



**Remark** Before accesses to this register, the VR4120A must flush the internal write command buffer by reading the IBUS target.

## **3.2.13 S\_PWSR (Power Status Register)**

The power status register "S\_PWSR" is a read-only and 32-bit word-aligned register. The IDLE field in S\_PWSR indicates the status that it is ready to suspend. The WKUP filed in S\_PWSR indicates the wakeup request. When a bit of IDLE fields gets 1, VR4120A can disable the system clock for the corresponding device by setting the STOP field in S\_PWCR. When a bit of WKUP fields in S\_PWSR gets 1, VR4120A must enable the system clock for the corresponding device by resetting the STOP field in S\_PWCR. The S\_ PWSR is initialized to 0 at reset and contains the following fields:



## **3.3 CPU Interface**

The system controller provides the direct interface for the VR4120A using the 32-bit SysAD bus operated at 100 MHz or 66 MHz.

#### **3.3.1 Overview**

- Connects to the VR4120A CPU bus "SysAD bus" directly.
- Supports all VR4120A bus cycles at 66 MHz or 100 MHz.
- Supports data rate D only.
- Supports sequential ordering only.
- 4-word (16-byte) x 4-entry write command buffer.
- Little-endian or big-endian byte order.
- Not support 8-word burst R/W on SysAD bus

#### **3.3.2 Data rate control**

The VR4120A-to-system controller data rate is programmable by setting the EP field (bits 27:24) of the configuration register in the VR4120A. The controller supports only data rate D. Thus this block does not support AD mode.

#### **3.3.3 Burst size control**

This block - to - VR4120A burst data size is determined by the OSysCMD[2:0] signal on SysAD bus. It is programmable in the IB bit (bits 5) of the VR4120A's Configuration Register (Please see the section 2.4.5.8 Config **register (16)**). The µPD98502 support 4-word burst mode only. Please set "0" to IB bit of VR4120's Configuration Register.

#### **3.3.4 Address decoding**

The controller latches the address on the SysAD bus. It then decodes the address and SysCmd signals to determine the transaction type. Ten address ranges can be decoded:

- One range for external boot PROM or flash.
- One range for external SDRAM.
- One range for system controller's internal configuration registers.

Boot PROM/flash is mapped according to its size. System controller's internal registers are fixed at base address 1000\_0000H, to allow the VR4120A to access them during boot, before they have been configured. All other decode ranges are programmable.

#### **3.3.5 Endian conversion**

The BE bit in the configuration register in the VR4120A specifies the byte ordering at reset.  $BE = 0$  configures littleendian order, BE = 1 configures big-endian order. The endian mode is controlled by "BIG" signal. VR4120A interface of the system controller supports both big- and little-endian byte ordering on the SysAd bus by using endian converter. All of the other interfaces in the system controller operate only in little-endian mode.

When the V<sub>R4120A</sub> is operated in the big-endian mode (external BIG pin is high), the system controller provides the two endian conversion methods controlled by external ENDCEN pin. If ENDCEN pin is low, the system controller performs the data swap on the SysAD bus (see **Table 3-2. Endian Translation Table in Endian Converter** for data swap mode). If ENDCEN pin is high, the system controller performs the address swap on the SysAD bus (the detail is described in the **Table 3-2. Endian Translation Table in Endian Converter** for the address swap mode).





Remark VR4120A does not support reverse endian mode.







## **3.3.6 I/O performance**

The following table indicates the I/O performance accessing from the VR4120A through the system controller.



**Remarks 1.** BUS frequency: SysAD = 100 MHz , IBUS = 66 MHz

**2.** The latency value accessing to the IBUS target does not include IBUS bus arbitration cycle (about 6 CPU clocks).

## **3.4 Memory Interface**

The VR4120A accesses memory attached to the controller in the normal way, by addressing the memory space.

## **3.4.1 Overview**

- 66 MHz or 100 MHz memory bus
- Supports up to 32 MB base memory range for SDRAM
- Supports up to 8 MB write-protectable boot memory range for PROM/flash
- On-chip programmable SDRAM refresh controller
- 4 words (16 bytes) prefetch data buffer (memory-to-VR4120A)
- PROM/flash data signals multiplexed on SDRAM data signals
- Programmable memory bus arbitration priority
- Programmable address ranges for the memory
- Programmable RAS-CAS delay (2, 3, 4 clocks)
- Programmable CAS latency (2, 3 clocks)
- Endian converter on IBUS slave I/F
- Don't supports 8-word burst R/W from SysAD bus

## **3.4.2 Memory regions**

The controller connects to memory directly and manages the addresses, data and control signals for the following address ranges:

- One boot PROM/flash range (programmable)
- One system memory range (programmable)

The following types of memory modules as an example but not limited to, can be used:

- Flash with variable data size (8, 16, 32 bits) can be used in the boot ROM.
- PROM with variable data size (8, 16, 32 bits) can be used in the boot ROM.
- SDRAM can be used in the system memory.

Boot ROM can be populated with PROM or 85-ns flash chips. Prior to accessing PROM/flash, software must configure this address range. The system memory can be populated with SDRAM chips. The system memory is used for the RTOS, M/W and F/W. Prior to accessing SDRAM, software must configure this address range.

## **3.4.3 Memory signal connections**



**Table 3-3. External Pin Mapping**



**Remark** RMSL signal determines boot memory data bus size.

## **3.4.4 Memory performance**

The latency of memory accesses is determined by memory type, speed and prefetch scheme. Following lists some examples of access latencies. 66-MHz or 100-MHz memory-bus clock is required for each transfer of a 4-word (16 byte) CPU instruction-cache line fill. The first number in the "SysAD clocks" column is for the first word; the remaining numbers are for the subsequent words. The most common combinations are shown.



## **Table 3-4. Examples of Memory Performance (4-word-burst access from CPU)**

**Remarks 1.** SDRAM configuration: RCD = 3, CL = 2, SDCLK = 100 MHz, FAT = 10

**2.** BUS frequency: SysAD = 100 MHz, IBUS = 66 MHz

- **3.** Read performance is calculated by counting the rising edge for CPU clock where the read command is issued by the CPU. Because the CPU issues write data with no wait-states once the write command is issued, the numbers in the table represent the rate at which data is written to memory. The sum of the numbers represents the number of cycles between when the write operation was issued and when the next CPU memory operation can begin.
- **4.** The burst-write access to the flash/ROM is invalid. The CPU can access to the flash/ROM using single access only





**Remarks 1.** SDRAM configuration: RCD = 3, CL = 2, SDCLK = 100 MHz, FAT = 10

- **2.** BUS frequency: SysAD = 100 MHz, IBUS = 66 MHz
- **3.** Above access latency doses not include the IBUS arbitration cycle (4 IBUS clocks).
- **4.** Any write access to the flash/ROM is prohibited. If the IBUS master perform the write access to the flash/ROM, The IBUS bus error will be occurred.

## **3.4.5 RMMDR (ROM Mode Register)**

The ROM mode register "RMMDR" is a read-write and 32-bit word-aligned register. RMMDR is used to setup the PROM/flash memory interface. RMMDR is initialized to 0 at reset and contains the following fields:



**Remark** Don't change the value on the FSM field after setting a value into the FSM field.

## **3.4.6 RMATR (ROM Access Timing Register)**

The ROM access timing register "RMATR" is a read-write and 32-bit word-aligned register. RMATR is used to set the access time in the PROM/flash interface. RMATR is initialized to 0 at reset and contains the following fields:



**Remark** ROM access timing is depended on the system clock frequency.



# **ROM Burst Read Cycle**



## **3.4.7 SDMDR (SDRAM Mode Register)**

The SDRAM mode register "SDMDR" is a read-write and 32-bit word-aligned register. SDMDR is used to setup the SDRAM interface. SDMDR is initialized to 330H at reset and contains the following fields:



**Remarks 1.** RAS-CAS delay time is depended on the system clock frequency.

**2.** Don't change the value on this register after using the SDRAM.

**3.** The initialization by setting this register must be done before using the SDRAM.

## **3.4.8 SDTSR (SDRAM Type Selection Register)**

The SDRAM type selection register "SDTSR" is a read-write and 32-bit word-aligned register. SDTSR is used to setup the type of SDRAM. SDTSR is initialized to 0 at reset and contains the following fields:



**Remark** Don't set the reserved value to each field in this register.

## **3.4.9 SDPTR (SDRAM Precharge Timing Register)**

The SDRAM precharge timing register "SDPTR" is a read-write and 32-bit word-aligned register. SDPTR is used to set the precharge timing for the SDRAM controller. SDPTR is initialized to 142H at reset and contains the following fields:



**Remark** Don't set the reserved value to each field in this register.

## **3.4.10 SDRMR (SDRAM Refresh Mode Register)**

The SDRAM refresh mode register "SDRMR" is a read-write and 32-bit word-aligned register. SDRMR is used to initialize the SDRAM refresh controller. SDRMR is initialized to 200H at reset and contains the following fields:



## **3.4.11 SDRCR (SDRAM Refresh Timer Count Register)**

The SDRAM refresh timer count register "SDRCR" is a read-only and 32-bit word-aligned register. SDRCR is a 16 bit timer that causes an SDRAM refresh when it expires. The SDRAM refresh controller automatically reloads this free-running timer. SDRCR is initialized to 200H at reset and contains the following fields:



## **3.4.12 MBCR (Memory Bus Control Register)**

The memory bus control register "MBCR" is a read-write and 32-bit word-aligned register. MBCR is used to select priority for either VR4120A or IBUS to access memory. The VR4120A can assign higher priority to CPU request for memory than IBUS request or assign equal priority to VR4120A and IBUS request for memory. MBCR is initialized to 0 at reset and contains the following fields:



## **3.4.13 Boot ROM**

The system controller supports up to 8 MB of boot memory. This memory must be populated with either of the following two types of memory devices: PROM/flash memory.

#### **3.4.13.1 Boot ROM configuration and address ranges**

Boot ROM can be populated with PROM or 85-ns flash chips, and it must have an access time of 200 ns or less. The system controller supports 8, 16 and 32-bit boot ROM at locations 1F80\_0000H through 1FFF\_FFFFH in the physical memory space on VR4120A. The boot ROM does not support VR4120A cache operations.



#### **Table 3-6. Boot-ROM Size Configuration at Reset**

The controller asserts the flash/ROM chip select (SRMCS\_B) in the address range 1F80\_0000H through 1FFF\_FFFFH. When writes are performed to the ROM/flash memory space, the controller asserts SDWE\_B in conjunction with SRMCS\_B. When reads are performed, the controller asserts SRMOE\_B in conjunction with SRMCS\_B. If the VR4120A attempts to access boot ROM addresses outside the defined size of the flash/ROM, the controller returns 0 with the data error bit set on SysCMD [0]. In addition, the NMI status register "S\_NSR" is updated and NMI is asserted to VR4120A, if the interrupt is enabled in the NMI enable register "S\_NER".

#### **3.4.13.2 Flash memory write-protection**

The flash memory can be protected in software. Software protection is implemented by programming the WM field in ROM mode register "RMMDR".

#### **3.4.13.3 Flash memory operations**

Flash memory I/F has 3 modes for each Flash data BUS size, that is 8,16 and 32 bits. And on the case of each Bus size, the way of causing write cycle will be changed. The flash memory can be programmed using following write cycle sequence by VR4120A. The following commands are example of operations for the AMD AM29LV800BT flash memory (using Byte Mode) at 32-bit Flash data Bus mode in System Controller.

#### **Table 3-7. Command Sequence**

#### **(a) Program Command Sequence (4 Write Cycles)**



#### **(b) Chip Erase Command Sequence (6 Write Cycles)**



#### **(c) Sector Erase Command Sequence (6 Write Cycles)**



**Remark** A = memory write address

 $D =$  memory write data

PA = address of flash location to be programmed.

PD = data to be programmed at location PA.

EA = block address of flash location to be erased.

In case of Flash memory programming, please consider following system factors:

- (1) Read cycle can't interrupt these write commands. Therefore, it is impossible for the  $\mu$ PD98502 to program Flash memory with fetching from Flash memory.
- (2) These write commands for Flash memory will be change on following system factors.
	- Flash manufacturer company: Write sequences are differing among each company
	- Endian mode (there are 3 system endian modes; Little endian, Big endian with data swap mode, and Big endian with address swap mode)
	- Flash data BUS size of Flash memory (ordinary Flash memory has both 8- and 16-bit BUS modes)
	- Flash data BUS size of system controller (8, 16, 32 bits)

(3) Please make SMD and SMA signal outputs the same for write sequences.

## **3.4.1.4 Boot ROM signal connections**

Example (8 MB PROM)

# SMD[31:0] SRMOE\_B SDWE\_B SRMCS\_B SMA[20:0] SMD[31:0] µPD98502 (System Controller) A[20:0] D[7:0] OE\_B CS\_B 2 M x 8 bit x 4 PROM SMA[20:0] SMA[20:0]

# FLASH/ROM Configuration

# Example (4 MB FLASH)



## **3.4.14 SDRAM**

## **3.4.14.1 SDRAM address range**

System memory can be populated with SDRAM chips, and it must have an access time of 10 ns or less. The system controller supports 16-Mbit or 64-Mbit and 128-Mbit SDRAM at locations 0000\_0000H through 01FF\_FFFFH in the physical memory space on VR4120A. The SDRAM supports VR4120A cache operations.



## **Table 3-8. SDRAM Size Configuration at Reset**

#### **3.4.14.2 SDRAM device configurations**

The controller supports the following 16-Mbit, 64-Mbit and 128-Mbit SDRAM organization. Following table indicates some of the SDRAM organizations supported for system memory.



#### **Table 3-9. SDRAM Configurations Supported**

#### **3.4.14.3 SDRAM burst-type and banks**

The terms interleaved and bank have multiple meanings in the context of memory design using SDRAM chips. The meanings are:

- Banks (applied to memory modules and SDRAM chips in different ways): The banks referenced with respect to memory modules differ from the banks inside an SDRAM chip. For module, this controller does not support what identifies their bank.
- Burst Type (applied to SDRAM chips): The burst type of a single SDRAM chip is programmed in the chip's mode register to be either interleaved or sequential. This concept relates only to the word order in which data is read into and written out of the SDRAM chip. The concept does not relate to the number of words transferred in a given clock cycle. The burst type for all SDRAM chips attached to the  $\mu$ PD98502 is configured during the memory initialization procedure. The memory controller in the system controller does not support the interleaved burst mode and support only sequential burst mode.
### **3.4.1.4 SDRAM word ordering**

Following table indicates the word-address order for a 4-word instruction-cache line fill from SDRAM. This order is determined by the SDRAM chips' burst type, which is programmed during the memory initialization procedure. The memory controller programs the burst type and word order the same for all SDRAM chips connected to it (in the system memory ranges). The term "sequential" in this table refers to the SDRAM burst type. Burst length depends only on the access type performed by the CPU.





**Remark** The memory controller does not support the interleaved burst type for SDRAMs. It assumes that all SDRAMs are initialized to the sequential burst type, using a burst length of 4 words.

### **3.4.1.5 SDRAM signal connections**

Following figure indicates an example of SDRAM signal connections. SMA [11] is the bank select signal. In command cycle, SMA [11] low selects bank A and SMA [11] high selects bank B. Both banks share the same SDCSB, SDRASB, SDCASB, and SDWEB signals.

The two banks of system memory behave as two halves of the address range, with the highest unmasked address bit controlling bank selection.



# SDRAM Configuration

#### **3.4.15 SDRAM refresh**

The system controller supports CAS-Before-RAS (CBR) DRAM refresh to all SDRAM address ranges. The refresh clock is derived from the system clock; its rate is determined by programming the RCR filed in the SDRAM Refresh Mode Register "SDRMR".

The refresh logic requests access to SDRAM each time the counter reaches 0. The refresh logic can accumulate up to a maximum of 15 refresh requests while it is waiting for the bus. Once the refresh logic owns the bus, all accumulated refreshes are performed to system memory, and no other accesses (CPU or IBUS) are allowed. Refreshes are staggered by one clock; that is, there will be at least one bus clock between transitions on any pair of SDRASB signals. Refresh clears the system-memory prefetch FIFO automatically.

#### **3.4.16 Memory-to-CPU prefetch FIFO**

After each burst 4-words read, the memory controller prefetches 4 additional words into its internal prefetch FIFO. If the processor subsequently attempts a read from an address immediately following (sequential to) the address of the last read cycle, the first 4 words will supplied from the prefetch FIFO.

The memory controller compares the current SysAD address with the previous address to determine the sequential nature of the access. Prefetched words are retained in the prefetch FIFO if accesses to resources other than system memory are performed between system memory accesses.

#### **3.4.17 CPU-to-memory write FIFO**

The memory controller has a 4-word CPU-to-memory write FIFO. This FIFO accepts writes at the maximum CPU speed. A single address is held for the buffered write, allowing the buffering of a single write transaction. That transaction may be a word, double word, 4-word data-cache write-back. When a word is placed in the FIFO by the CPU, the memory controller attempts to write the FIFO's contents to memory as quickly as possible. If the next CPU read or write is addressed to memory, the controller negates ready signal, thus causing the next CPU transaction (read or write) to stall until the controller empties its FIFO. If the next CPU transaction (read or write) is addressed to a IBUS target, the memory controller asserts ready signal, thus the CPU transaction to complete.

# **3.4.18 SDRAM memory initialization**

The following sections describe the configuration sequence used in this initialization.

# **3.4.1.1 Power-on initialization sequence by memory controller**

The following sequence to configure memory is done automatically after reset:

- 1. Waits for 100  $\mu$ s after power-on.
- 2. Performs all bank precharges.
- 3. Performs eight sequential auto refreshes (CBR).

# **3.4.1.2 Memory initialization sequence using software**

The SDRAM must be initialized by the software using following sequence after power-on initialization.

- 1. Program the SDRAM type selection register "SDTSR"
- 2. Program the SDRAM mode register "SDMDR".
- 3. Wait for 20  $\mu$ s.
- 4. Program the DRAM refresh counter register.

At this point, memory is ready to use. All other configuration registers in the controller should then be programmed before commencing normal operation.

**Remark** The software should not change the SDTSR and SDMDR after SDRAM initialization sequence

# **3.5 IBUS Interface**

# **3.5.1 Overview**

- IBUS Master and target capability
- 64-word (256-byte) IBUS Slave TxFIFO (IBUS read data from IBUS)
- 64-word (256-byte) IBUS Slave RxFIFO (IBUS write data to IBUS)
- 4-word (16-byte) IBUS Master TxFIFO (VR4120A read data from IBUS)
- 4-word (16-byte) IBUS Master RxFIFO (VR4120A write data to IBUS)
- Supports bus timer to detect IBUS stall
- 66-MHz IBUS clock rate
- Support 266 MB/sec (32 bits @66 MHz) burst on IBUS
- Support endian conversion between SysAD BUS and IBUS master I/F
- Support endian conversion between memory BUS and IBUS slave I/F

# **3.5.2 Endian Conversion on IBUS master**

"HSWP" bit on S\_GMR is enabler for endian converter that is located on space between SysAD interface and IBUS master interface, so this works only IBUS target area. This converter is effective at the case of address swap mode only. This converter performs following data operations.



### **Table 3-11. Endian Translation Table for the data swap mode (IBUS master)**

**Note** This offset address[1:0] is expression on big endian mode.

In the following Figure, Upper side is 4 octet data of SysAD BUS. And Under side is 4 octet data of IBUS master I/F.

#### **Outline figure of Endian converter**



# **3.5.3 Endian Conversion on IBUS slave**

"MSWP" bit on S\_GMR register is enabler for endian converter that is located on space between memory interface and IBUS slave interface, so this works only memory access via IBUS slave I/F. This converter is effective at the case of address swap mode only. This converter performs following data operations.





In the following Figure, Upper side is 4 octet data of memory I/F. And Under side is 4 octet data of IBUS slave I/F.

## **Outline figure of Endian converter**



# **3.5.4 ITCNTR (IBUS Timeout Timer Control Register)**

The IBUS Timeout Timer control register "ITCNTR" is a read-write and word-aligned 32-bit register. ITCNTR is used to enable use of the IBUS Timeout Timer. ITCNTR is initialized to 0H at reset and contains the following field:



# **3.5.5 ITSETR (IBUS Timeout Timer Set Register)**

This register sets the cycle for Deadman's Switch functions. The Deadman's Switch cycle can be set in 1-clock increments in a range from 1 to 232–1 clock. The DSUCLRR's DSWCLR bit must be set by means of software within the specified cycle time. ITSETR is a 32-bit word-aligned register. Default is 8000\_0000H.



# **3.6 DSU (Deadman's SW Unit)**

### **3.6.1 Overview**

The DSU detects when the VR4120A is in runaway (endless loop) state and resets the VR4120A. The use of the DSU to minimize runaway time effectively minimizes data loss that can occur due to software-related runaway states.

# **3.6.2 DSUCNTR (DSU Control Register)**

This register is used to enable use of the Deadman's Switch functions. DSUCNTR is a 32-bit word-aligned register. Default is 0H.



### **3.6.3 DSUSETR (DSU Time Set Register)**

This register sets the Deadman's Switch cycle. The Deadman's Switch cycle can be set in 1-clock increments in a range from 1 to  $2^{32}$  – 1 clock. The DSUCLRR's DSWCLR bit must be set by means of software within the specified cycle time. DSUSETR is a 32-bit word-aligned register. Default is 8000\_0000H.



# **3.6.4 DSUCLRR (DSU Clear Register)**

Setting the DSWCLR bit in this register to '1' clears the Deadman's Switch counter. The VR4120A is reset automatically if a '1' is not written to the bit within the period specified in DSUSETR. DSUCLR is a 32-bit word-aligned register. Default is 0H.



## **3.6.5 DSUTIMR (DSU Elapsed Time Register)**

This register indicates the elapsed time for the current Deadman's Switch timer. DSUTIMR is a read-only and 32-bit word-aligned register. Default is 0H.



# **3.6.6 DSU register setting flow**

The DSU register setting flow is described below.

- 1. Set the DSU's count-up value (from 1 to  $231 1$ ). The CPU will be reset if it does not clear (1 is not written to DSUCLRR) the timer within this period.
- 2. Enable the DSU
- 3. Clear the timer within the period specified in step 1 above. For normal use, repeat step 3. To obtain the current elapsed time, read DSUTIMR.
- 4. Disable the DSU for shutdown.

### **3.7 Endian Mode Software Issues**

### **3.7.1 Overview**

The native endian mode for MIPS processors, like Motorola and IBM 370 processors, is big endian. However, the native mode for Intel (which developed the PCI standard) and VAX processors is little endian. For PCI-compatibility reasons, most PCI peripheral chips operate natively in little-endian mode. While the  $\mu$ PD98502 is natively little-endian, it supports either big- or little-endian mode on the SysAD bus. The state of the ENDIAN signal at reset determines this endian mode. However, there are important considerations when using the controller in a mixed-endian design. The most important aspect of the endian issue is which byte lanes of the SysAD bus are activated for a particular address. If the big-endian mode is implemented for the CPU interface, the controller swaps bytes within words and half-words that are coming in and going out on the SysAD bus. All of the other interfaces of system controller operate in littleendian mode.

The sections below view the endian issue from a programmer's perspective. They describe how to implement mixed-endian designs and how to make code endian-independent.

Data in memory is always ordered in little-endian mode, even with a big-endian CPU.

Data in all internal registers and FIFOs is considered little endian regardless of CPU's endian mode.

Data addresses or Data byte order in the word are not swapped inside the device for accesses from a little-endian VR4120A to all local registers and memory when "BIG" signal is Low.

Data addresses are swapped inside the device for accesses from a big-endian VR4120A to all local registers and memory when "BIG" signal and "ENDCEN" signal are High.

Data byte order in the word are swapped inside the device for accesses from a big-endian CPU to all local registers and memory when "BIG" signal is High and "ENDCEN" signal is Low.

### **3.7.2 Endian modes**

The endian mode of a device refers to its word-addressing method and byte order:

Big-endian devices address data items at the big end (most significant bit number). The most-significant byte (MSB) in an addressed data item is at the lowest address.

Little-endian devices address data items at the little end (least significant bit number). The most significant byte (MSB) in an addressed data item is at the highest address.

The following figures indicate the bit and byte order of the two endian modes, as it applies to bytes within wordsized data items. The bit order within bytes is the same for both modes. The big (most-significant) bit is on the left side, and the little (least significant) bit is on the right side. Only the bit order of sub-items is reversed within a larger addressable data item (half word, word, and double word) when crossing between the two endian modes. The subitems' order of significance within the larger data item remains the same. For example, the least significant half word (LSHW) in a word is always to the right and the most significant half word (MSHW) is to the left.



### **Figure 3-1. Bit and Byte Order of Endian Modes**

If the access type matches the data item type, no swapping of data sub-items is necessary. Thus, when making half-word accesses into a data array consisting of half-word data, no byte swapping takes place. In this case, data item bit order is retained between the two endian modes. The code that sequentially accesses the half-word data array would be identical, regardless of the endian mode of its VR4120A. The code would be endian-independent.

#### **Figure 3-2. Half-word Data Array Example**



# **Data extraction using sequential halfword access**



# **Data extraction using sequential halfword access**



However, when making half-word accesses into a data array consisting of word data, access to the moresignificant half word requires the address corresponding to the less significant half word (and vice versa). Such code is not endian-independent. A super-group access (for example, accessing two half words simultaneously as a word from a half-word data array) causes the same problem. Such problems also arise when a half-word access is made into a 32-bit register, whereas a word access into a 32-bit register creates no problem.

### **Figure 3-3. Word Data Array Example**



### **Data extraction using sequential halfword access**



### **Data extraction using sequential halfword access**



# **CHAPTER 4 ATM CELL PROCESSOR**

# **4.1 Overview**

This section describes functional specifications of ATM cell processor unit.

# **4.1.1 Function features**

Features of ATM Cell Processor with out Firmware (F/W) is as follows:

- Data Transmission Capacity
- Aggregated transmission capacity is 50 Mbps, 25 Mbps for downstream and 25 Mbps for upstream.
- Supports ATM Adaptation Layers (AAL) AAL-0 (raw cells), AAL-2 and AAL-5 are supported.
- Supports Service Classes CBR, VBR and UBR.
- Number of VC's
- Maximum of 64 VC's will be supported.
- Scheduling
	- Cell rate shaping will be performed in one-cell-time granularity on per VC basis
- Supports OAM function
- Supports switching function

ATM Cell Processor has a 32-bit micro-controller. All the above functions are realized by the Firmware assisted by H/W circuits.

#### **4.1.2 Block diagram of ATM cell processor**



**Figure 4-1. Block Diagram of ATM Cell Processor**

This block is an ATM cell processor. It consists of a 32-bit MCU, Peripherals (Interrupt Controller, Cell Timer, Scheduling Table and Rx Lookup Table), DMA controllers, a Work-RAM, and SAR-Registers.

### **4.1.2.1 RISC core**

This block is RISC micro-controller. Its features are as follows:

- High performance 32-bit RISC micro-controller, 76 MIPS @ 66 MHz
- 32 x 32-bit General Purpose Registers
- 32-bit ALU, 32-bit Shifter, 16 x 16 Multiply-Adder
- 1-KB Data RAM, 8-KB Instruction RAM, 8-KB Instruction Cache

### **4.1.2.2 Peripherals**

- Interrupt Controller (INTC) and Interrupt Edge Detector (INTEDGE)
- Peripherals for ATM functions Scheduling Table, Rx Lookup Table, and Cell Timer

### **4.1.2.3 UTOPIA bus controller**

This block has some H/W resources – DMA controller, FIFOs, CRC calculators/checkers. Its features are as follows:

• Scatter/Gather-DMA controller that can operate the distributed data according to descriptor tables, without F/W help. The DMA controller is used for each transmission and reception.

Normal DMA mode is also supported.

Furthermore, this DMA controller updates the information related to the DMA operations in the VC table in Work RAM.

- Internal BUS interface(IBUS)
- ATM Zero-padding

Zero-padding is required in AAL-5 function. This block has the circuits for the padding. If the source address and the number of bytes to be padded are given, this block inserts zero padding as indicated.

• Transmission and reception SAR FIFO

UTOPIA I/F Control block has a four-cell-depth FIFO for each transmission and reception. The last cell in Tx FIFO and the first cell in Rx FIFO are mapped to VR4120A RISC Processor/RISC Core memory space.

UTOPIA 2 I/F is an 8-bit bus I/F to PHY devices, which is defined in a ATM Forum document, "ATM-PHY-0039". UTOPIA MGR I/F will be supported as well.

Its features are as follows:

- It supports up to 15 PHY devices at a time. PHY addresses either from 0 through 14 or from 16 through 30 can be selected by setting command register.
- The first word of cell header and the last two words of payload can be read in Big-Endian byte in order to insert/extract some special bit-fields.
- To avoid Head-of-line Blocking, later cells can pass earlier cells if their destination PHY devices are not ready.
- In Rx side, it filters out idle cells and unassigned cells when it detects their pre-determined header patterns.
- It provides 3 different frequency clocks as Tx and Rx clocks. The frequency is defined by CLKUSL [1:0] signals. In the case that 33 MHz clock is used SCLK, the frequency is determined as follows.

33 MHz: CLKUSL [1:0] = 00 16.5 MHz: CLKUSL [1:0] = 01 25 MHz: CLKUSL [1:0] = 10 No output: CLKUSL [1:0] = 11 (Do not set)

• CRC-32/CRC-10 calculator & checker

UTOPIA Bus Controller block has the CRC-32 calculator for each transmission and reception. CRC-32 value is calculated for every packet. For transmission, CRC-32 value is inserted into the CRC-32 field in trailer. For reception, CRC-32 value is compared with the value in the CRC-32 field in trailer, in order to check whether any errors occurred or not.

UTOPIA Bus Controller block also has CRC-10 calculator for each transmission and reception. The user can select whether CRC-10 is included in the payload or not. CRC-10 value is calculated for every cell. For transmission, CRC-10 value is inserted into the last 10-bit area of the payload if selected. For reception, CRC-10 value is compared with the value in the last 10-bit of the payload if selected.

# **4.1.2.4 Other blocks**

Work-RAM is 12 K-byte memory. Tables and Pool Descriptors are located in this RAM. It is shared between MCU and UTOPIA Bus Controller block. It also can be accessed by VR4120A RISC Processor, using Indirect-Access.

# **4.1.3 ATM cell processing operation overview**

In this section, only overview is described. Please refer to section **4.7** for more detailed information.

ATM Cell Processor supports AAL-5 SAR sublayer and ATM layer functions. This block provides LLC encapsulation.



**Figure 4-2. AAL-5 Sublayer and ATM Layer**

#### **4.1.3.1 AAL-5 SAR sublayer function**

When ATM Cell Processor transmits a cell in AAL-5 mode, it adds a trailer to the variable-length data, as well as padding, so that its overall length becomes a multiple of 48 bytes, thereby generating an AAL-5 PDU. When ATM Cell Processor receives cells, it stores them in the SDRAM in order to assemble a CPCS PDU. ATM Cell Processor verifies the trailer of the assembled CPCS PDU. If the errors have occurred, the ATM Cell Processor informs the result to VR4120A RISC Processor with Rx indication.





- (a) Padding field: Field of 0 to 47 bytes that is inserted between the user data and the trailer to adjust the length of the resulting packet to a multiple of 48 bytes. ATM Cell Processor writes zeros to all its bits.
- (b) CPCS-UU field: Used to transfer user information. The value set in the packet descriptor by the host is written in this field.
- (c) CPI field: The use of this field has yet to be finalized. According to the current specifications, all its bits must be set to zeros. ATM Cell Processor, however, writes the value set in the packet descriptor into this field, as it does to the CPCS-UU field.
- (d) Packet length (Length) field: Indicates the user data length in bytes, in binary notation.
- (e) CRC-32 field: The CRC-32 value calculated for the range from the user data to the end of the Length field is set in this field. Generation polynomial is following

 $G (x) = 1 + x + x<sup>2</sup> + x<sup>4</sup> + x<sup>5</sup> + x<sup>7</sup> + x<sup>8</sup> + x<sup>10</sup> + x<sup>11</sup> + x<sup>12</sup> + x<sup>16</sup> + x<sup>22</sup> + x<sup>23</sup> + x<sup>26</sup> + x<sup>32</sup>$ 

### **4.1.3.2 ATM layer function**

### **(1) Traffic classes**

ATM Cell Processor supports 3 traffic classes; CBR (Constant Bit Rate), VBR (Variable Bit Rate) and UBR (Undefined Bit Rate).

#### **(2) Generation a cell**

ATM Cell Processor generates a cell by adding 5 bytes header to the segment as the figure shown below.

**Figure 4-4. ATM Cell**



The function of each field in the header is as follows:

- (a) GFC (General Flow Control) field: Used for flow control. At transmission, the value set in the packet descriptor is written into this field. At reception, this field is ignored.
- (b) VPI/VCI fields: VPI (Virtual Path Identifier), VCI (Virtual Channel Identifier) are routing fields which indicate the routing path. ATM Cell Processor supports a total of 64 VPI/VCI combinations for transmission and reception. For transmission, the 24-bit value set in the Tx VC table is written into these fields. For reception, only the VPIs/VCIs registered in the reception lookup table are allowed for reception.
- (c) PTI (Payload Type Indication) field: 3-bit field indicating whether the cell payload is user data or management data. It also contains congestion information.



Here,



- (d) CLP (Cell Loss Priority) field: Indicates whether this cell is to be discarded preferentially if the network is congested. A CLP value of 1 indicates that the cell is to be discarded preferentially. ATM Cell Processor sets the appropriate value in this field according to the CLPM field of the packet descriptor.
- (e) HEC (Header Error Control) field: Used for cell delineation, header error detection and correction. This field is processed in TC sublayer.

### **(3) Cell scheduling**

ATM Cell Processor uses Scheduling Table, Cell Timer and Tx VC table for the cell scheduling. Before the VR4120A starts transmitting a packet, it sets the rate information in Tx VC table. ATM Cell Processor calculates cell transmission interval from the rate information, and put the next transmission time in Scheduling Table. When the Cell Timer and the next transmission time of certain VC becomes equal, a cell belongs to the VC is transmitted.

If the VC is CBR or UBR, only PCR (Peak Cell Rate) is used for scheduling, or if VC is VBR, PCR, SCR (Sustained Cell Rate) and MBS (Maximum Burst Size) are used.

### **(4) AAL-2 support/OAM support**

ATM Cell Processor also supports AAL-2 and OAM F5 function. For the further information, please refer to the Application notes.

#### **(5) Raw cell support**

ATM Cell Processor also handles a cell as a raw cell, in order to support non AAL-5 traffic. For the VC which is set as the raw cell mode, ATM Cell Processor doesn't execute any AAL-5 dependent operation, such as calculating CRC-32 and adding trailers. In receiving mode, the ATM Cell Processor stores received cells with header and 11 bytes indication in SDRAM.

ATM Cell Processor has a CRC-10 insertion and verification function for non AAL-5 traffic. In the case that CRC-10 insertion is enabled, ATM Cell Processor calculates CRC-10 for each cell and inserts the result in the end of its payload at transmission side. ATM Cell Processor always verifies CRC-10 in receiving cells. If ATM Cell Processor detects an error, it sets error flag in indication and informs to the VR4120A.

#### **4.1.3.3 LLC encapsulation**

When LLC encapsulation mode is set in the VC table, ATM Cell Processor adds the LLC header to the top of the IP packet. In this case, ATM Cell Processor always encapsulates CPCS-PDU as IP PDU. However, if ATM mode Tx\_Ready command is used, ATM Cell Processor does not execute encapsulation.



**Figure 4-5. LLC Encapsulation**

# **4.2 Memory Space**

Although the RISC Core in the ATM Cell Processor is a 32-bit MPU, its physical memory space is 24-bit width.



Figure 4-6. Memory Space from VR4120A and RISC Core

The configuration is shown as Figure 4-6. It contains instruction space, shared memory space, work RAM, internal memory space, and peripheral space.

VR4120A and RISC Core in the ATM Cell Processor share an external memory space. Shared memory will be implemented by using SDRAM devices. The address in VR4120A memory space will be determined by S/W and notified to RISC Core by setting A\_IBBAR (IBUS data Base Address Register). Its capacity depends on the total capacity of physical memory, but not exceeds 4 MB.

### **4.2.1 Work RAM and register space**

Work RAM and Register Space are shown in Figure 4-7. The capacity of Work RAM is 16 KB max. In order to access Work RAM, the user has to use "Indirect Access Command". In register space, A\_GMR (general mode register), A\_GSR (general status register), A\_CMR (command register), A\_CER (command extension register) and other registers will be mapped. In PHY space, PHY devices can be accessed through UTOPIA management I/F.



**Figure 4-7. Work RAM and Register Space**

Internal memory space and peripheral space are exclusively used by RISC Core and cannot be seen by other blocks. Internal memory space will be used as stack and global variable space. In peripheral space, an interrupt controller and some other special blocks will be mapped. Scheduling table, VC lookup table and Cell Timer will be mapped in peripheral space as well.

#### **4.2.2 Shared memory**

ATM Cell Processor can access 4 MB or less of the memory space that is used as cell buffer and packet buffer. It is also used for instruction memory. This memory will be implemented off the chip. RISC Core in the ATM Cell Processor can access this memory through System Controller. From the RISC Core's point of view the base address to access the memory should be written to A\_IBBAR (IBUS data Base Address Register). A\_IBBAR will be set during initializing period.

# **4.3 Interruption**

When any bit in A\_GSR (General Status Register) is NOT set to a '1', that is, an interruption will be issued to VR4120A. The status of interruption is obtained by reading in A\_GSR. When VR4120A reads A\_GSR, the bits which are set and are NOT masked using A\_IMR will be reset. The interruption can be masked by resetting bits of corresponding incidents in A\_IMR (Interrupt Mask Register).

Interruptions from PHY devices are forwarded to VR4120A by PI bit of A\_GSR automatically.

# **4.4 Registers for ATM Cell Processing**

Registers in ATM Cell Processor block can be classified into 3 groups: SAR registers, DMA registers and FIFO Control registers. These registers can be accessed both VR4120A and RISC Core in ATM Cell Processor.

# **4.4.1 Register map**

Registers are used for SAR functions. VR4120A writes to these registers to control SAR functions and reads from these registers to know the status. F/W on RISC Core reads these registers to know indication from VR4120A and writes to these registers to indicate the status of ATM Cell Processor.

### **4.4.1.1 Direct addressing register**

From the VR4120A's point of view, 1001\_0000H is the Base Address to access the registers in ATM Cell Processor.





**Remarks 1.** In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

"- " means "not accessible".

- **2.** All internal registers are 32-bit word-aligned registers.
- **3.** The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- **4.** Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- **5.** Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- **6.** In the "Access" filed,

"W" means that word access is valid,

"H" means that half word access is valid,

"B" means that byte access is valid.

- **7.** Write access to the read-only register cause no error, but the write data is lost.
- **8.** The CPU can access all internal registers, but IBUS master device cannot access them.

# **4.4.1.2 Indirect addressing register**



**Note** These addresses are used in Indirect Address Command.

# **4.4.2 A\_GMR (General Mode Register)**

A\_GMR is used to select operation mode of this block, enables/disables ATM SAR operations. After reset, VR4120A must write this register for initialization. Modification of A\_GMR after starting Tx/Rx operations is prohibited. All bits of this register are writeable, but the bits 31-15, 13-2 are reserved for future use. Initial value is all zero.



# **4.4.3 A\_GSR (General Status Register)**

A\_GSR shows interruption status. When an event that triggers interruption occurs, F/W on RISC Core set a bit in A\_GSR corresponds to the type of event. If the corresponding bit in A\_IMR (Interrupt Mask Register) is set to a '0' and the interruption is not masked, an interruption is issued to VR4120A. The bit in A\_GSR is able to be read cleared. When the same type of events occurs before the bit has been read, the bit will be set again.

Initial value is all zero.



### **4.4.4 A\_IMR (Interrupt Mask Register)**

A\_IMR masks interruption for each corresponding event. A Mask bit, which locates in the same bit location to a corresponding bit in A\_GSR, masks interruption. If a bit of this register is reset to a '0', the corresponding bit of the A\_GSR is masked. If it is set to a '1', the corresponding bit is unmasked. When the mask bit is reset and the bit in A\_GSR is set, an interruption is issued to VR4120A.

All bits of this register is writeable, but the bits 28-24, 22, 20-16 are reserved for future use. Initial value is all zero.



### **4.4.5 A\_RQU (Receiving Queue Underrun Register)**

A\_RQU shows the status of each pool. When a pool has no free buffers, the corresponding bit is set. ATM Cell Processor detects a pool empty when it receives a cell and try to send the cell to buffer. Whenever one of A\_RQU bits is set, A\_RQU bit in A\_GSR will be set. In this block, only pool7 to pool0 will be used. If a bit is set to '1', corresponding pool has no free buffers. Initial value is all zero.



### **4.4.6 A\_RQA (Receiving Queue Alert Register)**

A\_RQA shows pools with less remaining batches than "ALERT LEVEL", which is set by VR4120A. Whenever one of A\_RQA bits is set, A\_RQA bit in A\_GSR will be set. In this block, only pool7 to pool0 will be used. If a bit is set to '1', the number of remaining batches is less than "ALERT LEVEL". Initial value is all zero.



### **4.4.7 A\_VER (Version Register)**

A\_VER shows version number of ATM Cell Processor block. Initial value is 0000\_0200H.



### **4.4.8 A\_CMR (Command Register)**

ATM Cell Processor receives command and parameter when VR4120A writes them in A\_CMR and A\_CER. ATM Cell Processor can handle only one command at a time. When ATM Cell Processor receives a command from VR4120A, it sets Busy Flag in the register automatically to indicate it is busy. While Busy Flag is set, ATM Cell Processor can not receive a new command. If V<sub>R4120</sub>A writes a new command when Busy Flag is set, the new command will be ignored. Initial value is zero. Detail of this register is described in Section **4.7 Commands**.



### **4.4.9 A\_CER (Command Extension Register)**

Command Extension Register. Initial value is zero. Detail of this register is described in Section **4.7 Commands**.



#### **4.4.10 A\_MSA0 to A\_MSA3 (Mailbox Start Address Register)**

A\_MSA0 to A\_MSA3 shows start address of Receive Mailbox (Mailbox0 and Mailbox1) and Transmit Mailbox (Mailbox2 and Mailbox3) respectively. Initial value is all zero.







# **4.4.11 A\_MBA0 to A\_MBA3 (Mailbox Bottom Address Register)**

A\_MBA0 to A\_MBA3 shows bottom address of Receive Mailbox (Mailbox0 and Mailbox1) and Transmit mailbox (Mailbox2 and Mailbox3) respectively. Initial value is all zero.









### **4.4.12 A\_MTA0 to A\_MTA3 (Mailbox Tail Address Register)**

A\_MTA0 to A\_MTA3 shows tail address of Receive Mailbox (Mailbox0 and Mailbox1) and Transmit Mailbox (Mailbox2 and Mailbox3) respectively. Initial value is zero.









### **4.4.13 A\_MWA0 to A\_MWA3 (Mailbox Write Address Register)**

A\_MWA0 to A\_MWA3 shows write address of Receive Mailbox (Mailbox0 and Mailbox1) and Transmit Mailbox (Mailbox2 and Mailbox3) respectively. Initial value is zero.





#### **4.4.14 A\_RCC (Valid Received Cell Counter)**

A\_RCC counts the number of valid received cells. It is a 32-bit counter. Overflow of this counter does NOT cause any interruption. Initial value is zero.



### **4.4.15 A\_TCC (Valid Transmitted Cell Counter)**

A\_TCC counts the number of valid transmitted cells. It is a 32-bit counter. Overflow of this counter does NOT cause any interruption. Initial value is zero.



### **4.4.16 A\_RUEC (Receive Unprovisioned VPI/VCI Error Cell Counter)**

A\_RUEC counts the number of received cells with VPI/VCI Error. It is a 32-bit counter. Overflow of this counter does NOT cause any interruption. Initial value is zero.



# **4.4.17 A\_RIDC (Receive Internal Dropped Cell Counter)**

A\_RIDC counts the number of received cells which are dropped inside ATM Cell Processor. It is a 32-bit counter. Overflow of this counter does NOT cause any interruption. Initial value is zero.



### **4.4.18 A\_T1R (T1 Time Register)**

A\_T1R shows time which user allows ATM Cell Processor to spend to receive a whole of one packet. Initial value is "0000\_FFFFH".



#### **4.4.19 A\_TSR (Time Stamp Register)**

A\_TSR shows a value of the 32-bit counter that ATM Cell Processor counts its system clock. It is used as time stamps of receive start time of T1 timer function. Initial value is "0000\_0000H", and count up starts right after reset.



### **4.4.20 A\_IBBAR (IBUS Base Address Register)**

A\_IBBAR contains the base address for the access thorough IBUS to outside. RISC Core-space is addressed using 24-bit address, while VR4120A RISC Processor space is addressed using 32-bit address. Therefore, the extension of address is necessary when the access from the inside of this block to the outside is requested. Initial value is zero.



### **4.4.21 A\_INBAR (Instruction Base Address Register)**

A\_INBAR contains the base address to fetch instructions. RISC Core-space is addressed using 24-bit address, while VR4120A RISC Processor space is addressed using 32-bit address. Therefore, the extension of address is necessary when the access from the inside to the outside is requested. Initial value is zero.



### **4.4.22 A\_UMCMD (UTOPIA Management Interface Command Register)**

A\_UMCMD selects operation mode of UTOPIA Management Interface. After reset, RISC Core must write this register to configure UTOPIA Management Interface.

When BM bit is set to '0', it means 8-bit mode and UMD [7:0] pins are valid.

When BM bit is set to '1', it means 16-bit mode. In this case, only half-word-aligned access is accepted.

EM bit is set to '1' only in 16-bit transfer mode. EM bit can change the data alignment as shown below.

# **EM = 0**





Initial value of A\_UMCMD is zero.



### **4.5 Data Structure**

ATM Cell Processor has Tx/Rx buffer structure similar to that of Ethernet Controller and USB Controller.

# **4.5.1 Tx buffer structure**

The following figure shows Tx buffer structure used by ATM Cell Processor. It consists of a packet descriptor, some buffer directories, and data buffers. A Rx buffer structure and a Tx buffer structure are similar, so that reconstructing buffer structure is not needed when sending out a received packet.





# **Figure 4-9. Tx Buffer Elements**

- Tx packet descriptor



# - Tx buffer directory



- Tx buffer descriptor



- Tx link pointer



Figure 4-9 shows Tx buffer elements. Each element consists of a couple of 32-bit words in sequential address. Detail is given in following sections.

### **4.5.1.1 Packet descriptor**

A packet descriptor contains two words shown as Figure 4-10. Its address is word aligned.





Table 4-1 is a list of Tx packet attributes. Detail will be given in Operation chapter.



### **Table 4-1. List of Tx Packet Attribute**

### **4.5.1.2 Tx buffer directory**

Tx buffer directory contains some buffer descriptors, up to 255, and a link pointer. Its address is word aligned. The end of buffer directory must be a link pointer. Buffer descriptors must be read and served from the top in a sequential manner.

### **4.5.1.3 Tx buffer descriptor**

-Tx buffer descriptor

Both a Tx buffer descriptor and a Tx link pointer consist of 2 words. DL bit, bit 30 of the first word, indicates that these two words are a buffer descriptor ( $DL = 1$ ) or a link pointer ( $DL = 0$ ). In the Tx buffer descriptor, L bit, bit 31, indicates that the buffer pointed by this descriptor contains the last portion of a packet.

A Tx link pointer is shown as Figure 4-11. L bit, bit 31, is fixed to zero. If there is no buffer directory to be linked, directory address of link pointer must be zero, as a null pointer.

### **Figure 4-11. Tx Buffer Descriptor/Link Pointer**



#### **4.5.1.4 Data buffer**

Data buffer contains actual packet data to be sent. Size of a buffer can vary from 1 byte to 64 Kbytes. Its address is byte aligned.

#### **4.5.2 Rx pool structure**

Rx buffer structure is defined as a pool. Eight pools are supported. A pool is composed of chain of Rx buffer directories. Each Rx buffer directory has some buffer descriptors and a link pointer. Each buffer descriptor points a buffer string of received cell data. A link pointer has an address to a next Rx buffer directory.

VR4120A will create up to 8 pools and give them to ATM Cell Processor.

**Figure 4-12. Rx Pool Structure**



Preliminary User's Manual S15543EJ1V0UM **251**

# **Figure 4-13. Rx Pool Descriptor/Rx Buffer Directory/Rx Buffer Descriptor/Rx Link Pointer**

-Rx pool descriptor



# -Rx buffer directory



-Rx buffer descriptor



-Rx link pointer



Figure 4-13 shows Rx buffer elements. Each element consists of a couple of 32-bit words of sequential address. Detail is given in following sections.
#### **4.5.2.1 Rx pool descriptor**

A pool descriptor contains two words shown as Figure 4-14. Its address is word aligned.

#### **Figure 4-14. Rx Pool Descriptor**

#### -Rx pool descriptor



#### **Table 4-2. List of Rx Pool Attributes**



#### **4.5.2.2 Rx buffer directory**

Rx buffer directory contains some buffer descriptors, up to 255, and a link pointer. Number of buffer descriptors in each directory in one pool is identical. Number can vary in different pools.

Address of buffer directory is word aligned. The end of buffer directory must be a link pointer. Buffer descriptor must be read and used from the top in a sequential manner.

#### **4.5.2.3 Rx buffer descriptor**

Both an Rx buffer descriptor and an Rx link pointer consist of 2 words. DL bit, bit 30 of the first word, indicates that these two words are a buffer descriptor ( $DL = 1$ ) or a link pointer ( $DL = 0$ ).

An Rx buffer descriptor and an Rx link pointer are shown as Figure 4-16. Its address is word aligned. L bit indicates that the buffer pointed by this descriptor contains the last portion of a packet.

If there is no buffer directory to be linked, directory address of link pointer must be zero, as a null pointer.

# **Figure 4-15. Rx Buffer Descriptor/ Link Pointer**



# **4.5.2.4 Rx data buffer**

Rx Data buffer contains actual received cell data. Size of a buffer can vary from 1 byte to 64 kbytes. Its address is byte aligned.

### **4.6 Initialization**

This ATM Cell Processor is initialized by firmware that is based RISC instruction.

#### **4.6.1 Before starting RISC core**

RISC Core has 1 MB of Instruction space and 8 KB of physical Instruction RAM and 8 KB of instruction cache. The Instruction space will be mapped to the external system memory space. Address of instruction space will be translated by adding content of A\_INBAR. VR4120A will set A\_INBAR during initialization. Instruction memory space will be placed in the system memory space to achieve faster instruction fetch. VR4120A has to transfer RISC Core F/W to the assigned SDRAM area as well as its own S/W in its initialization, as shown in Figure 4-16. After transferring F/W, it sets base address of RISC Core F/W in A\_INBAR. At the same time, base address of shared memory space has to be set in A\_IBBAR. Then VR4120A let ATM Cell Processor to start operation.



**Figure 4-16. Transfer of F/W**

# **4.6.2 After RISC core's F/W is starting**

RISC Core starts its operation from address xx00\_0000H. When it starts fetching an instruction located in address xx00\_0000H, a dedicated H/W will stop RISC Core and will copy a block of instructions. This copy operation will be handled in the same manner as I-cache replacement.

Lower 8 KB of Instruction space in RISC Core will be copied on Instruction RAM because it will contain interruption vector table. The other part of the space is accessed through 8 KB of Instruction cache. In case that the total size of F/W is smaller than 16 KB, RISC Core can run fastest because once all necessary instruction code is copied in, no cache miss will occur.



**Figure 4-17. Instruction RAM and Instruction Cache**

### **4.7 Commands**

Here, basic commands used in AAL-5 operation are described. Other commands used in AAL-2, OAM and cell switching functions are described in µ**PD98502 Application Note (to be planned)**.

ATM Cell Processor provides VR4120A with the following basic commands.



#### **Table 4-3. Commands**

All commands are written in command register (A\_CMR) and command extension register (A\_CER) by VR4120A. Command register has busy flag. Since ATM Cell Processor only proceeds one command at a time, it sets the busy flag when it accepts the command. VR4120A cannot issue another command while this busy flag is 1. When finish the command operation, ATM Cell Processor sets the busy flag to 0. VR4120A has to read the busy flag of the command register and checks if busy bit is 0, before issues new command.

(1) Commands which ATM Cell Processor returns command indication

When ATM Cell Processor receives Open\_Channel, Close\_Channel, Open\_IP\_Channel, Close\_IP\_Channel, Tx\_Ready and Add\_Buffers command, it writes command indication in command register. VR4120A RISC Processor has to read command indication, after issuing these commands. However, while busy flag is 1, ATM Cell Processor has not finished command processing yet, so that, VR4120A RISC Processor has to wait until busy flag in command register becomes 0 in order to read the indication.

(2) Commands which command extension register is used

Indirect\_Access command and Add\_Buffers command use command extended register.

When VR4120A writes these commands, VR4120A has to write to command extension register first, and then command register. ATM Cell Processor starts command operation after command register is written. So that, unless command extension register is written first, the information in command extension register is ignored by ATM Cell Processor.

When command extension register is used for getting information from ATM Cell Processor, VR4120A writes to command register and wait until busy flag in command register becomes a '0', and reads command extended register.

### **4.7.1 Set\_Link\_Rate command**

This command is used to set the link rate of ATM PHY interface. After initializing ATM Cell Processor, this command has to be issued once, before any packet is transmitted.

### **Figure 4-18. Set\_Link\_Rate Command**





# **4.7.2 Open\_Channel command**

This command is used to open a new channel to be used for a send or receive operation. When the channel is opened, ATM Cell Processor reserves the area for the VC table in Work RAM and returns the VC Number as an indication.

The indication that ATM Cell Processor returns for this command is of the following format:

### **Figure 4-19. Open\_Channel Command and Indication**

[Open\_Channel command]



### [Open\_Channel command Indication]

CMR



VC Number VC Number of the opened channel. If no more new VCs can be opened, VC Number in the indication is set to 0.

#### **4.7.3 Close\_Channel command**

The Close\_Channel command is used to close a send or receive channel. Upon accepting this command, ATM Cell Processor returns the VC table to VC Table pool.

The indication that ATM Cell Processor returns for this command has the following format:

# **Figure 4-20. Close\_Channel Command and Indication**



#### Close\_Channel command indication

E Error bit. If detects an error (ex. Invalid VC number), sets this bit to a '1'. When VR4120A issues this command, this bit has to be set to a '0'.

VC Number Closed VC Number of the channel. If the channel cannot be closed, 0 is set in this area.

# **4.7.4 Tx\_Ready command**

The Tx\_Ready command is used by the VR4120A to notify ATM Cell Processor that a transmit packet has been added for a specified channel (a new packet descriptor has been set in system memory queue). Upon receiving this command, ATM Cell Processor makes the scheduling table active to perform scheduling. In this command, when it detects some errors, writes E bit in A\_CMR.

This command has the following format:

### **Figure 4-21. Tx\_Ready Command and Indication**



### **4.7.5 Add\_Buffers command**

The Add\_Buffers command is used to add unused buffer directories to a single receive free buffer pool.

In this command, when ATM Cell Processor detects some errors, it writes E bit in A\_CMR. This command has the following format:

# **Figure 4-22. Add\_Buffers Command**



#### **4.7.6 Indirect\_Access command**

The Indirect\_Access command is used to perform read/write access to Work RAM.

#### **Figure 4-23. Indirect\_Access Command**

[Indirect\_Access command]



 $31$ 

Indirect\_Access command



# **4.8 Operations**

In this section, functional specifications mainly SAR function is described.

# **4.8.1 Work RAM usage**

The size of the Work RAM is 16 Kbytes. This memory is used for following five purposes.

(1) Temporary data

The data which are exchanged with SDRAM using DMA. The data stored in this area are transmitting and receiving indications and first cell of IP packet.

(2) Flow table pool

The area in which Flow tables is stored.

(3) Packet Info structure

The area in which Packet Info structures is stored.

(4) Receive free buffer pool

The are in which "pool descriptors" is stored. Each pool descriptors uses 2 words.

(5) VC table pool

The area in which transmit and receive VC Tables is stored. Each VC table uses 1 block (16 words).



**Figure 4-24. Work RAM Usage**

### **4.8.2 Transmission function**

VR4120A sets the VC information in VC table prior to the every packet transmission, and issue Tx\_Ready command with VC number in order to transmit packet belongs to the VC.

The transmitting data structure is described in Section **4.5.1 Tx buffer structure**.

#### **4.8.2.1 Transmission procedure**

(a) Setting transmitting data

Before transmitting a packet, VR4120A places a packet data to be sent in system memory and sets the packet descriptor.

(b) Opening the send channel

If VR4120A needs a new channel for transmitting of the packet data, VR4120A issues Open\_Channel command. When VR4120A issues the command, ATM Cell Processor assigns a new VC Table pool block in Work RAM and reports its start address to VR4120A using a command indication.

(c) Setting the send VC table

The assigned 16-word VC Table pool block in Work RAM is set as the send VC table for each VC.

(d) Issuing the Tx\_Ready command -> making preparations for transmission of the first cell

When VR4120A issues Tx\_Ready command, ATM Cell Processor sets a Packet Info Structure in Work RAM, fetch the packet descriptor and store it in the area. ATM Cell Processor checks Transmit Queue if any packet is waiting for transmission. If Transmit Queue is not empty, ATM Cell Processor adds the Packet Info structure at the end of the queue. If no packet is waiting in the queue, ATM Cell Processor also schedules next transmission time with "current time plus 1".

- (e) Sending a cell
	- <1> Generating a header

A header is generated from Word1 in the VC table and written into SAR FIFO. "00H" is inserted into the GFC field of the header.

<2> Sending a segment data from system memory to SAR\_FIFO

ATM Cell Processor reads a transmitting segment (48-byte payload data of the cell) from system memory and sets it in SAR\_FIFO using Scatter/Gather DMA. The starting address of the segment is indicated by the "Buffer Read Address" field in the VC table. When the 53rd byte of the segment is written, SAR FIFO is updated.

<3> Calculating the CRC-32 value and the length

Each time a segment is read from SDRAM, the CRC-32 value is calculated for that segment and transmitted bytes are also counted. ATM Cell Processor writes those results in VC table.

<4> Updating the VC table

Updates "Buffer Read Address" and "Remaining Bytes in Current Buffer" fields.

(f) Sending the last cell

When the L flag of the current transmit buffer indicates that the buffer is the last one and the value in the field indicating the number of bytes remaining in the VC table is less than 40 bytes, the cell is the last cell of the packet.

- <1> When the current cell is the last cell of the packet, and the remaining payload data is less than 40 bytes, zero padding and the 8 byte trailer are added. When the remaining payload data is more than 40 bytes and there are not enough space to add an 8-byte AAL-5 trailer, ATM Cell Processor just adds zero padding to make a 48-byte payload and ATM Cell Processor sends a cell containing only a trailer and padding next.
- <2> When the last segment of the AAL-5 PDU is read, the final CRC-32 value and the packet length are inserted into the trailer of the AAL-5 PDU, and the contents of the first word in the VC table are inserted into the CPCS-UU and CPI fields, thereby completing the AAL-5 trailer.
- (g) ATM Cell Processor checks whether there is a subsequent packet (checks Last Packet Info address and First Packet Info address in Tx VC table). When a subsequent packet exists, (e) and (f) are repeated.
- (h) For each packet, ATM Cell Processor stores transmitting indication as a status information in the mailbox and generates an interrupt.
- (i) VR4120A reads the mailbox and updates the read pointer of the mailbox.

#### **4.8.2.2 Transmit queue**

Tx\_Ready command has to be issued in order to transmit a packet. However, VR4120A doesn't have to wait Tx indication before issuing next Tx\_Ready command for the same VC. When VR4120A issues Tx\_Ready command before completing transmission process for the previous packet, ATM Cell Processor builds Tx Queue for that VC.

**Figure 4-25. Structure of the Transmit Queue**



#### **(1) Packet info structure**

The Maximum number of Packet Info Structure for each VC is 16. However, since total number of Packet Info Structure is 128, some VC may not obtain 16 Packet Info Structure depend on the queue length of other VCs. When ATM Cell Processor can not obtain any Packet Info Structure, ATM Cell Processor returns an error indication for Tx\_Ready command.





CELL HEADER Cell header

PACKET DESCRIPTOR STORAGE Area for temporarily storing the packet descriptor of a packet NEXT POINTER Address of the next Packet Info structure

# **(2) Packet descriptor**



# **Figure 4-27. Transmit Queue Packet Descriptor**

# **(3) Tx VC table**

**Figure 4-28. Tx VC Table**





#### **4.8.2.3 Non AAL-5 traffic support**

### **(1) OAM F5 cell transmission**

When host sets OAM F5 cell pattern (100 and 101) in the PTI field in packet descriptor, ATM Cell Processor doesn't add AAL-5 trailer. In this case, even though host sets more than 48 bytes in "SIZE" field in the packet descriptor, ATM Cell Processor only reads 48 bytes from the top of the data buffer and ignores the data after that. If host sets the bytes less than 48 byte in "SIZE" field, ATM Cell Processor adds padding. For OAM F5 cell transmission, host has to set different packet descriptor for each OAM F5 cell.

For OAM F5 cell transmission, ATM Cell Processor inserts CRC-10, if host sets "C10 bit" to 1 in packet descriptor. ATM Cell Processor calculates CRC-10 for 46 bytes and 6 bits and overwrites the result to the last 10 bits in the payload.

In addition, F/W for ATM Cell Processor supports Forward Monitoring and Backward Reporting functions. The detail of the functions will be announced.

#### **(2) Raw cell transmission**

When host sends the non AAL-5 traffic packet which is not OAM F5 cell, host sets "AAL" bit in the packet descriptor to a 0 and "PTI" field "0xx" which indicates user data. In this case, ATM Cell Processor doesn't calculate or add AAL-5 trailer.

If host sets "C10" bit in packet descriptor to a 1, ATM Cell Processor calculates and adds CRC-10 to each cell to be transmitted.

#### **Figure 4-29. Raw Cell with CRC-10**



Generation polynomial of CRC-10 is following:

 $G(x) = 1 + x + x^{4} + x^{5} + x^{9} + x^{10}$ 

#### **4.8.2.4 Transmission indication**

For each transmitted packet, ATM Cell Processor writes a send indication as a transmission completion status in the mailbox. The mailbox used for transmission is mailbox 2 and 3. More specifically, ATM Cell Processor writes a send indication once all the data in the packet has been read. The issuing of a send indication, therefore, does not indicate that the sending of the packet to PMD has been completed.

Upon storing a send indication into the mailbox, ATM Cell Processor sets the corresponding MM bit of the A\_GSR register to a 1, and issues an interrupt if it is not masked.

The indication that ATM Cell Processor sends to the host during transmission is of the following format:



#### **Figure 4-30. Send Indication Format**

#### **4.8.2.5 Scheduling**

ATM Cell Processor holds a scheduling table in which ATM Cell Processor sets the transmitting timings of all active channels. Transmitting timing is recalculated each time ATM Cell Processor transmits a cell. Transmitting timing is calculated using line rate and rate information which is set by VR4120A prior to the Tx\_Ready command. Rate information is written in Tx VC table.

### **4.8.2.6 LLC encapsulation**

If LLC encapsulation is indicated in Tx VC table, ATM Cell Processor adds the LLC header to the top of the IP packet. ATM Cell Processor always encapsulates CPCS-PDU as Internet IP PDU.

**Figure 4-31. LLC Encapsulation Format**



# **4.8.3 Receiving function**

Receiving data structure is described in Section **4.5.2 Rx pool structure**.

# **4.8.3.1 Receiving procedure**

(a) Setting up a receive pool

Before receiving a packet, VR4120A prepares the receive pool to store receive cell data and sets the information about the pool in the pool descriptor in Work RAM.

(b) Opening the receive channel

When V<sub>R4120</sub>A is going to open a new connection, VR4120A issues Open Channel command. If Open\_Channel command is issued, ATM Cell Processor assigns a VC Table block in Work RAM and reports its start address to VR4120A using a command indication. VR4120A sets the assigned block as a VC table.

(c) Setting the receive VC table

VR4120A sets the 16-word assigned blocks in Work RAM as the receive VC table for each VC.

(d) Setting up the Rx lookup table

The VPI/VCI of the receive cell are set in the Rx lookup table.

(e) Receiving the first cell of the packet

Upon ATM Cell Processor receiving a cell, it checks if the VPI/VCI of the received cell has been registered in Rx lookup table. If not registered, the cell is discarded. If registered, ATM Cell Processor gets the VC number from Rx lookup table. If it is a first cell of a packet, ATM Cell Processor assigns the new buffer directory. The VC is added to the T1 timer list.

(f) Receiving a cell

ATM Cell Processor transfers the received cell data from SAR FIFO to system memory using Scatter/Gather DMA. In the same way as in transmission, the CRC-32 value, calculated for each received cell data, is stored into the "CRC-32" field of the VC table. The "Current Count of Bytes" and "Remaining words in current buffer" fields, in the VC table, are updated.

(g) Receiving the last cell

<1> The trailer information is checked for errors.

<2> A receive indication is stored into the mailbox and an interruption is issued.

(h) Reading the receive indication

VR4120A reads the receive indication, updates the read pointer in the mailbox, and extract received data from the pool.

# **(1) Rx VC table**

**Figure 4-32. Receive VC Table**



Preliminary User's Manual S15543EJ1V0UM **271**



#### **4.8.3.2 Non AAL-5 traffic support**

Every time ATM Cell Processor receives a raw cell, it makes a raw cell data with 53 byte raw cell and 11 byte indication and stores it to the appropriate Rx pool. Then, ATM Cell Processor sets corresponding bits in A\_GSR register and issues an interruption if not masked.

Since ATM Cell Processor treats raw cells as a unit of cell not a packet, it doesn't set rx indications in Rx mailbox. When ATM Cell Processor receives raw cells, CRC-10 verify function is always enable. If ATM Cell Processor detects CRC-10 error, sets error bit in raw cell data.

#### **(1) OAM F5 cell**

When OD bit in VC table is a 1 and PTI field in received ATM cell header is "1xx", ATM Cell Processor generates Raw cell data and stores it in pool 0. It sets PCR0=1 in A\_GSR register and issues an interruption to VR4120A, if not masked. ATM Cell Processor always stores these data in Pool 0. If OD bit is set to a 1, Pool 0 has to be set for Raw cell data.

#### **(2) Non AAL-5 traffic**

When A/R bit in VC table is a 0, ATM Cell Processor treats received cells that belong to the VC as raw cells. If receives raw cells, ATM Cell Processor has to assign a pool to raw cell data.

#### **(3) Raw cell data**

The following is the Raw cell data format in little endian mode.





HEC HEC field pattern of the cell. BYTE0 – BYTE47 Payload data of the cell. UINFO User information. The pattern which user set in UINFO field in VC table. TIME STAMP A\_TSR register value when ATM Cell Processor received the cell. VC NUMBER VC Number of the cell. CE CRC-10 check result 0: No error. 1: CRC-10 error is detected.

#### **4.8.3.3 Receive indication**

For each packet, ATM Cell Processor writes a receive indication as the reception completion status in the mailbox. The mailbox used for reception is mailbox 0 and 1. More specifically, ATM Cell Processor writes a receive indication at the following case:

- (1) All cell data that belong to a packet are received.
	- No error is detected
	- "CRC-32 error" or "Length error " is detected
- (2) An error is detected before the last cell of a packet is received. The error is other than "CRC-32 error" or "Length error ".

A receive indication contains the start address and size of the batch that ATM Cell Processor uses to store the cell, and other information. By reading the receive indication, the VR4120A can process the received packet that is composed of received cells.

The format of a receive indication is as follows:

#### **Figure 4-34. Receive Indication Format**



#### **4.8.3.4 Receive errors**

ATM Cell Processor checks errors while a packet is being received and also after the packet has been received. Upon detecting an error, it reports the type of error, the start address and the amount of data that had been transferred to system memory prior to the error being detected, using the receive indication in the mailbox.

Upon receiving a receive indication containing the error status, the VR4120A takes appropriate action and discards the packet that caused the error. The types of reception errors are described below:

#### **(1) Free buffer underflow**

This error occurs if the free area in the free buffer is equal to or less than 48 bytes when a packet is received. When this error occurs, an A\_RQU interrupt is generated. If the discarded cell is an intermediate cell or the last cell of the packet, reception of the packet is suspended. A receive indication reporting the free buffer underflow error is issued, and the RID bit in the VC table is set. The remaining cells of the packet, including the last cell, are discarded, and the RID bit is referenced. When the last cell is received, the RID bit is reset. If the cell discarded due to this error is the first cell of the packet, an A\_RQU interrupt is generated and the RID bit is set. No receive indication, however, is issued.

#### **(2) Max No. of bytes violation**

This error occurs if the last cell of a packet has not been received when the number of cells received has reached the user-specified "Max. No. of bytes" When the next cell is received, the RID bit is set and a receive indication is issued. The subsequent cells of the packet, including the last cell, are discarded.

#### **(3) CRC-32 error**

This error occurs if the CRC-32 value does not match the CRC-32 value contained in the receive trailer when all of cell data in the packet has been received. If a check made on the trailer reveals that the received packet has both CRC-32 and "length" errors, the CRC-32 error is reported as the error status in the receive indication.

#### **(4) "length" error**

This error is reported if the "length" field contained in the receive trailer and the calculated packet length satisfy either of the following conditions:

("Number of received cells x 48 bytes" – ""length" value in the trailer") > 55 bytes

("Number of received cells x 48 bytes" – ""length" value in the trailer") < 8 bytes

#### **(5) T1 time-out**

This error occurs if the last cell of a packet has not been received even after the user-specified A\_T1R time has elapsed since the first cell was received. When this error occurs, the RID bit is set and the remaining cells of the packet that caused this error, including the last cell, are discarded.

The table below lists the errors that can occur with any of the first cell, the immediate cells, and the last cell of a packet.



#### **Table 4-4. Reception Errors That Can Occur During Packet Reception**

Two or more errors may occur at the same time; however, only one is reported with a receive indication. The table below lists the error reporting priorities.





#### **4.8.4 Mailbox**

ATM Cell Processor uses mailboxes as ring buffers in system memory. The structure of a mailbox and the defined addresses are as follows.

Mailbox start address (A\_MSA[3:0]) :The start address of the mailbox Mailbox write address (A\_MWA[3:0]) :The write pointer

Mailbox bottom address (A\_MBA[3:0]) :The bottom address of the mailbox (address following the last address)

Mailbox tail address (A\_MTA[3:0]) :The tail address that has been read by the host and which is to be updated

**Figure 4-35. Mailbox Structure**



Upon writing an indication, increments the write pointer (A\_MWA[3:0]), sets the MM bit for the corresponding mailbox in the A\_GSR register, and issues an interrupt if it is not masked. When updating the write pointer (A\_MWA[3:0]), ATM Cell Processor causes A\_MWA[3:0] to jump to the start address (A\_MSA[3:0]) if A\_MWA[3:0] has reached the bottom address (A\_MBA[3:0]). To read an indication, VR4120A uses the read pointer (A\_MTA[3:0]). A\_MTA[3:0] is managed by the VR4120A: Each time VR4120A reads an indication from the mailbox, it writes the address of the next indication to the read pointer (A\_MTA[3:0]). If the write pointer (A\_MWA[3:0]) points to the same address as that pointed to by the read pointer (A\_MTA[3:0]), sets the MF bit of the A\_GSR register that corresponds to the mailbox to indicate that the mailbox is full (the MF state), and issues an interrupt if it is not masked. Once the mailbox enters the MF state, ATM Cell Processor does not execute any commands.

# **CHAPTER 5 ETHERNET CONTROLLER**

# **5.1 Overview**

This section describes Ethernet Controller block. This Ethernet Controller block comprises of a 10/100 Mbps Ethernet MAC (Media Access Control), data transmit/receive FIFOs, DMA and internal bus interface.

The  $\mu$ PD98502 implements 2-channel Ethernet Controller.

# **5.1.1 Features**

- IEEE802.3/802.3u/802.3x Compliant:
	- 10/100 Mbps Ethernet MAC
	- Media Independent Interface (MII)
- Flow Control
- Full duplex operation for 10 Mbps and 100 Mbps
- Address Filtering:
	- unicast
	- multicast
	- broadcast
- Statistics counters for management information
	- RMON
	- SNMP MIB
- Large independent receive and transmit FIFOs
- Direct Memory Access (DMA) with programmable burst size providing for low CPU utilization
- Internal Bus interface (IBUS): 32 bits @66 MHz

### **5.1.2 Block diagram of Ethernet controller block**

The following list describes this block's hardware components, and **Figure 5-1** shows a block diagram of this block:





**Figure 5-1. Block Diagram of Ethernet Controller**

# **5.2 Registers**

Registers of this block are categorized following four categories as shown in **Table 5-1**. VR4120A controls following registers.

The µPD98502 has 2-channel Ethernet Controller, #1 controller's base address is 1000\_2000H, #2 controller's base address is 1000\_3000H.





# **5.2.1 Register map**

# **5.2.1.1 MAC control registers**

MAC Control Registers' map is shown in **Table 5-2**.

# **Table 5-2. MAC Control Register Map**



Preliminary User's Manual S15543EJ1V0UM **279**



**Remarks 1.** In the "Offset Address" field and in the "Register Name" field,

Ethernet Controller #1:  $m = 2$ ,  $n = 1$ , Ethernet Controller #2:  $m = 3$ ,  $n = 2$ 

**2.** In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

- "- " means "not accessible".
- **3.** All internal registers are 32-bit word-aligned registers.
- **4.** The burst access to the internal register is prohibited.
	- If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.
- **5.** Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- **6.** Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- **7.** In the "Access" filed,
	- "W" means that word access is valid,
	- "H" means that half word access is valid,
	- "B" means that byte access is valid.
- **8.** Write access to the read-only register cause no error, but the write data is lost.
- **9.** The CPU can access all internal registers, but IBUS master device cannot access them.

### **5.2.1.2 Statistics counter registers**

MAC Control Block gathers statistical information about the receive and transmit operations from the statistics counters.

Each counter consists of 32-bit counter. When a counter overflow condition occurs, the corresponding bit of the En\_CAR1 register or En\_CAR2 register is set to a 1, and it will generate an interrupt. The interrupt can be masked by setting the bits of En\_CAM1 register or En\_CAM2 register.

A moment is required to complete the updating of all statistics counters after the change of the status vector (TSV or RSV) because of the count operation.



# **Table 5-3. Statistics Counter Register Map**

#### **CHAPTER 5 ETHERNET CONTROLLER**



**Remarks 1.** In the "Offset Address" field and in the "Register Name" field,

Ethernet Controller #1:  $m = 2$ ,  $n = 1$ ,

Ethernet Controller #2:  $m = 3$ ,  $n = 2$ 

**2.** In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

- "- " means "not accessible".
- **3.** All internal registers are 32-bit word-aligned registers.
- **4.** The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- **5.** Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- **6.** Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- **7.** In the "Access" filed,
	- "W" means that word access is valid,
	- "H" means that half word access is valid,
	- "B" means that byte access is valid.
- **8.** Write access to the read-only register cause no error, but the write data is lost.
- **9.** The CPU can access all internal registers, but IBUS master device cannot access them.

### **5.2.1.3 DMA and FIFO management registers**

These registers control to transfer receive and transmit data by internal DMAC of this block.

<b>Offset Address</b>	<b>Register Name</b>	R/W	Access	Description
1000_m200H	En TXCR	R/W	w	<b>Transmit Configuration Register</b>
1000_m204H	En TXFCR	R/W	w	Transmit FIFO Control Register
1000 m208H:	N/A	-		Reserved for future use
1000 m210H				
1000_m214H	En TXDPR	R/W	w	<b>Transmit Descriptor Register</b>
1000 m218H	En RXCR	R/W	w	<b>Receive Configuration Register</b>
1000 m21CH	En RXFCR	R/W	w	Receive FIFO Control Register
1000 m220H:	N/A	-		Reserved for future use
1000_m228H				
1000 m22CH	En RXDPR	R/W	w	<b>Receive Descriptor Register</b>
1000 m230H	En RXPDR	R/W	w	Receive Pool Descriptor Register

**Table 5-4. DMA and FIFO Management Registers Map**

**Remarks 1.** In the "Offset Address" field and in the "Register Name" field,

Ethernet Controller #1:  $m = 2$ ,  $n = 1$ ,

Ethernet Controller #2:  $m = 3$ ,  $n = 2$ 

**2.** In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

- "- " means "not accessible".
- **3.** All internal registers are 32-bit word-aligned registers.
- **4.** The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- **5.** Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- **6.** Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- **7.** In the "Access" filed,
	- "W" means that word access is valid,

"H" means that half word access is valid,

"B" means that byte access is valid.

- **8.** Write access to the read-only register cause no error, but the write data is lost.
- **9.** The CPU can access all internal registers, but IBUS master device cannot access them.

### **5.2.1.4 Interrupt and configuration registers**

These register control interrupt occur and configuration for this block.

#### **Table 5-5. Interrupt and Configuration Registers Map**



**Remarks 1.** In the "Offset Address" field and in the "Register Name" field,

Ethernet Controller #1:  $m = 2$ ,  $n = 1$ ,

Ethernet Controller #2:  $m = 3$ ,  $n = 2$ 

**2.** In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

- "- " means "not accessible".
- **3.** All internal registers are 32-bit word-aligned registers.
- **4.** The burst access to the internal register is prohibited.
	- If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.
- **5.** Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- **6.** Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- **7.** In the "Access" filed,
	- "W" means that word access is valid,
	- "H" means that half word access is valid,
	- "B" means that byte access is valid.
- **8.** Write access to the read-only register cause no error, but the write data is lost.
- **9.** The CPU can access all internal registers, but IBUS master device cannot access them.

# **5.2.2 En\_MACC1 (MAC Configuration Register 1)**



# **5.2.3 En\_MACC2 (MAC Configuration Register 2)**



# **5.2.4 En\_IPGT (Back-to-Back IPG Register)**



# **5.2.5 En\_IPGR (Non Back-to-Back IPG Register)**



# **5.2.6 En\_CLRT (Collision Register)**



# **5.2.7 En\_LMAX (Maximum Packet Length Register)**



# **5.2.8 En\_RETX (Retry Count Register)**



# **5.2.9 En\_LSA2 (Station Address Register 2)**



# **5.2.10 En\_LSA1 (Station Address Register 1)**



# **5.2.11 En\_PTVR (Pause Timer Value Read Register)**



# **5.2.12 En\_VLTP (VLAN Type Register)**



# **5.2.13 En\_MIIC (MII Configuration Register)**



# **5.2.14 En\_MCMD (MII Command Register)**


## **5.2.15 En\_MADR (MII Address Register)**



## **5.2.16 En\_MWTD (MII Write Data Register)**



## **5.2.17 En\_MRDD (MII Read Data Register)**



## **5.2.18 En\_MIND (MII Indicate Register)**



## **5.2.19 En\_AFR (Address Filtering Register)**



## **5.2.20 En\_HT1 (Hash Table Register 1)**



## **5.2.21 En\_HT2 (Hash Table Register 2)**



## **5.2.22 En\_CAR1 (Carry Register 1)**

The bits of this register indicate that an overflow event has occurred in statistics counters. Each bit corresponds to a counter, and the bit is set to a '1' when the corresponding statistics counter overflow event occurs.



## **5.2.23 En\_CAR2 (Carry Register 2)**

The bits of this register indicate that an overflow event has occurred in statistics counters. Each bit corresponds to a counter, and the bit is set to a '1' when the corresponding statistics counter overflow event occurs.



## **5.2.24 En\_CAM1 (Carry Register 1 Mask Register)**

This register masks the Interrupt that is generated from the setting of the bits in the En\_CAR1 register. Each mask bit can be enabled independently.



## **5.2.25 En\_CAM2 (Carry Register 2 Mask Register)**

This register masks the Interrupt that is generated from the setting of the bits in the En\_CAR2 register. Each mask bit can be enabled independently.



## **5.2.26 En\_TXCR (Transmit Configuration Register)**





## **5.2.27 En\_TXFCR (Transmit FIFO Control Register)**

## **Figure 5-2. Tx FIFO Control Mechanism**



# **5.2.28 En\_TXDPR (Transmit Descriptor Pointer)**



# **5.2.29 En\_RXCR (Receive Configuration Register)**







## **Figure 5-3. Rx FIFO Control Mechanism**



### **5.2.31 En\_RXDPR (Receive Descriptor Pointer)**



## **5.2.32 En\_RXPDR (Receive Pool Descriptor Pointer)**



## **5.2.33 En\_CCR (Configuration Register)**



## **5.2.34 En\_ISR (Interrupt Serves Register)**



## **5.2.35 En\_MSR (Mask Serves Register)**

Each interrupt source is maskable. En\_MSR register shows which interrupts are enable. Default value is all "0" which means all interrupt sources are disable.



## **5.3 Operation**

## **5.3.1 Initialization**

After a power on reset or a software reset, VR4120A has to set the following registers:

- i) Interrupt Mask Registers
- ii) Configuration Registers
- iii) MII Management Registers
- iv) Pool/Buffer Descriptor Registers

## **5.3.2 Buffer structure for Ethernet Controller block**

The data buffer structure for Ethernet Controller is shown in **Figure 5-4**.



**Figure 5-4. Buffer Structure for Ethernet Block**

### **5.3.3 Buffer descriptor format**

The Transmit Descriptor format is shown in **Figure 5-5** and the description is shown in **Table 5-6.**

### **Figure 5-5. Transmit Descriptor Format**



### **Table 5-6. Attribute for Transmit Descriptor**



The Receive Descriptor format is shown in **Figure 5-6** and the description is shown in **Table 5-7**.

## **Figure 5-6. Receive Descriptor Format**





#### **Table 5-7. Attribute for Receive Descriptor**

**Remark** RUNT packet: less than 64 bytes packet with a good FCS

FRAGMENT packet: less than 64 bytes packet with either a bad FCS or a bad FCS with an alignment error

Dribble Error: When a dribble error is occurred, both of RXOK and FAD will be set.

#### **5.3.4 Frame transmission**

The transmitter is designed to work with almost no intervention from the VR4120A. Once the VR4120A enables the transmitter by setting the Transmit Descriptor Pointer Register (En\_TXDPR) and the Transmit Enable (TXE), Ethernet Controller fetches the first Transmit Data Buffer from Buffer Descriptor.

When the drain threshold level of the transmit FIFO was over, the MAC Controller Block transmit logic will start transmitting the preamble sequence, the start frame delimiter, and then the frame information. However, the controller defers the transmission if the line is busy (carrier sense is active). Before transmitting, the controller has to wait for carrier sense to become inactive. Once carrier sense is inactive, the controller determines if carrier sense stays inactive for IPGR1 bit time in En\_IPGR register. If so, then the transmission begins after waiting an additional IPGR2 -IPGR1 bit times (i.e., IPG is generally 96 bit times).

If a collision occurs during the transmit frame, Ethernet Controller follows the specified back-off procedures and attempts to re-transmit the frame until the retry limit threshold is reached (RETRY in En\_CLRT register). Ethernet Controller holds the first 64 bytes of the transmit frame in the transmit FIFO, so that Ethernet Controller does not have to be retrieved from system memory in case of a collision. This improves bus utilization and latency.

When Ethernet Controller reads the Transmit Buffer Descriptor, and it shows the end of data buffer "L bit is set to a '1', Ethernet Controller adds the FCS after the end of data if CRCEN in En\_MACC1 register is enable.

Short frames are automatically padded by the transmit logic if PADEN bit in En\_MACC1 register is set. If the transmit frame length exceeds 1518 bytes, Ethernet Controller will assert an interrupt. However, the entire frame will be transmitted (no truncation).

If the current descriptor does not contain the end of frame, Ethernet Controller reads next buffer descriptor, and then reads the continuous data from the data buffer. After Ethernet Controller sent out the whole packet,. Ethernet Controller writes the transmission status into the last descriptor (L=1), and generates an interrupt to indicates the end of transmission. After this, Ethernet Controller fetches the next Transmit Buffer Descriptor, and then if the next data is available, it will be sent out in the same manner.

When Ethernet Controller received the pause control frame and if it is active, Ethernet Controller transmitter stops immediately if no transmission is in progress or continues transmission until the current frame either finishes or terminates with a collision. When the pause timer was expired or Ethernet Controller received a zero value of pause control frame, Ethernet Controller resumes transmission with the next frame.

Transmit procedure is as follows: (**Figure 5-7**)



#### **Figure 5-7. Transmit Procedure**

#### **Operation flow for transmit packet**

- i) Prepares transmit data in data buffer
- ii) Initializes registers (XMDP, TXE)
- iii) Reads buffer descriptor for transmission from SDRAM
- iv) Reads transmit data from data buffer by using master DMA burst operation
- v) Waits for exceeding of transmit drain threshold (TXDRTH) Senses carrier

Transmits data (Preamble. SFD, data)

- vi) Reads continuous data? If the current buffer descriptor does not show a last packet  $(L=0)$ , it reads continuous data. Increments current Transmit Descriptor Pointer
- vii) Reads next buffer descriptor
- viii)Reads continuous data from data buffer again
- ix) Stores the transmit status in the last buffer descriptor  $(L = 1)$
- x) Generates an interrupt
- xi) Reads next buffer descriptor and data, if available
- **Remark** When a transmit abort, like an underrun or an excessive collision occurs, the XMTDP has to be set again after checking the status in the buffer descriptor.

#### **5.3.5 Frame reception**

The receiver is designed to work with almost no intervention from the host processor and can perform address recognition, CRC checking and maximum frame length checking.

When the driver enables the receiver by setting Receive Descriptor Pointer Register (En\_RXDPR) and Receive Enable (RXE), it will immediately start processing receive frames. The receiver will first check for a valid preamble (PA)/start frame delimiter (SFD) header at the beginning packet. If the PA/SFD is valid, it will be stripped and the frame will be processed by the receiver. If a valid PA/SFD is not found the frame will be ignored.

Once a collision window (64 bytes) of data has been received and if address recognition has not rejected the frame, Ethernet Controller starts transferring the incoming frame to the receive data buffer. If the frame is a runt (due to collision) or is rejected by address recognition, no receive buffers are filled. Thus, no collision frames are presented to the user except late collisions, which indicate serious LAN problems.

It has no matter since after the reception it writes the receive status into the descriptor even if the received data were gone out to SDRAM.

If the incoming frame exceeds the length of the data buffer, Ethernet Controller fetches the next Receive Descriptor Buffer in the table and, if it is empty, continues transferring the rest of the frame to this data buffer.

If the remaining number of descriptors is under four times of the alert level, Ethernet Controller generates an interrupt to request new additional descriptors.

During reception, Ethernet Controller checks for a frame that is either too short or too long. When the frame ends (carrier sense is negated), the receive CRC field is checked out and written to the data buffer. The data length written to the last data Buffer in the Ethernet frame is the length of the entire frame. Frames that are less then 64 bytes in length are not DMA'd (transferred) and, are rejected in hardware with no impact on system bus utilization if the data is in the Rx FIFO.

#### **Caution Recommend a high (over 16 words) drain threshold.**

When the receive frame is complete, Ethernet Controller sets the L-bit in the Receive Descriptor, writes the frame status bits into the Receive Descriptor, and sets the OWN-bit. Ethernet Controller generates a maskable interrupt, indicating that a frame has been received and is in memory. Ethernet Controller then waits for a new frame.

Receive procedure is as follows: (**Figure 5-8**)



**Figure 5-8. Receive Procedure**

**306** Preliminary User's Manual S15543EJ1V0UM

#### **Operation flow for receive packet**

- i) Prepares the receive buffer descriptors
- ii) Initializes registers (RXVDP, RXE)
- iii) Reads the receive buffer descriptor
- iv) Waits for exceeding of receive drain threshold (RXDRTH)
- v) Writes receive data to data buffer by using master DMA burst operation
- vi) Increments the Receive Descriptor Pointer if the current data buffer is full
- vii) Check out the RNOD

If the remaining number of descriptors is less than four times of the alert level, generates an interrupt to request an adding descriptor.

- viii)Reads the next buffer descriptor
- ix) Stores the received data
- x) Stores the receive status in the last buffer descriptor  $(L = 1)$
- xi) Generates an interrupt for the end of reception
- xii) Reads next receive descriptor if available

#### **How to add the receive buffer descriptors**

- i) Prepares the receive buffer descriptors
- ii) Sets the number of buffer descriptors in En\_RXPDR as well as the alert level
- iii) Generates an interrupt by this Ethernet Controller
- iv) Adds the receive buffer descriptors in the memory
- v) Sets the number of buffer descriptors in En\_RXPDR as well as the alert level

## **5.3.6 Address Filtering**

The Ethernet Controller can parse a destination address in a received packet. The destination address is filtered using the condition in En AFR register set by VR4120. The condition for unicast, multicast and broadcast can be configured independently.

#### **(1) Unicast address filtering**

The destination address in a received packet is compared with the station address in En\_LSA1 and En\_LSA2 registers. When both the addresses are equal, the received packet is accepted. The comparison is executed for every received packet.

#### **(2) Multicast address filtering**

Two filtering methods are supported. With one method, all of received multicast packets are accepted when PRM bit in En\_AFR register is set to a '1'.

With the other method, received multicast packets are filtered, using a hash table configured by the values in En\_HT1 and En\_HT2 registers. At first, the CRC is executed against the multicast destination address in the received packet using following polynomial expression.

 $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$ 

Bits [28:23] of the CRC calculation result are decoded. When the bits in En\_HT1 and En\_HT2 registers pointed by the decoded result are equal to '1', the received packet with the multicast destination address is accepted. In order to set the En\_HT1 and En\_HT2 registers, CRCs for multicast destination address to be received should be calculated before receiving any multicast packet.

### **(3) Broadcast address filtering**

All of received packets with broadcast destination address are received when ABC bit in En\_AFR register is set to a '1'.

## **(4) Promiscuous mode**

Setting PRO bit in En\_AFR register to a '1' caused all of received packets to be received.

Filtering procedure is as follows:

At first, SRXEN bit in En\_MACC1 register is set to a '1'. In this case, the received data interface is disabled. Then, the station address is set in En\_LSA1 and En\_LSA2 registers. En\_AFR register is also set for enabling of unicast, multicast and broadcast reception. In addition, En\_HT1 and En\_HT2 registers should be set when multicast address filtering with the hash table is used. After these procedures, SRXEN is set to a '1' in order to enable the received data interface.

## **CHAPTER 6 USB CONTROLLER**

## **6.1 Overview**

The USB Controller handles the data communication through USB. The following lists the features of USB Controller.

## **6.1.1 Features**

- Conforms to Universal Serial Bus Specification Rev 1.1
- Supports operation conforming to the USB Communication Device Class Specification
- Supports data transfer at full speed (12 Mbps)
- In addition to the control Endpoint, a further six Endpoints are built in (Interrupt in/out, Isochronous in/out and Bulk in/out)
- Supports a built-in 64-byte Tx FIFO for Control transfer
- Supports a built-in 128-byte Tx FIFO for Isochronous transfer
- Supports a built-in 128-byte Tx FIFO for Bulk transfer
- Supports a built-in 64-byte Tx FIFO for Interrupt transfer
- Supports a built-in 128-byte shared Rx FIFO for Control/Isochronous/Bulk/Interrupt transfer
- Supports a DMA function for transferring transmit/receive data
- Supports Control/Status registers
- Compatible with the Suspend and Resume signaling issued from the Host PC (Processing by the VR4120A is required)
- Supports Remote Wake-up (Processing by the VR4120A is required)
- Supports Direct connect to Internal BUS (IBUS) Master and Slave Interface block
- Supports the counters required to indicate the USB status

## **6.1.2 Internal block diagram**

USB Controller internal block diagram is as shown below.



## **Figure 6-1. USB Controller Internal Configuration**

USB Controller's configuration features the following blocks.

SIE (Serial Interface Engine): Performs Serial/Parallel conversion, NRZI encoding/decoding, CRC calculation, etc.



## **6.2 Registers**

This section explains the mapping of those registers that can be accessed from IBUS. USB base address is 1000\_1000H

## **6.2.1 Register map**



**Remarks 1.** In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

"- " means "not accessible".

- **2.** All internal registers are 32-bit word-aligned registers.
- **3.** The burst access to the internal register is prohibited.
	- If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.
- **4.** Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- **5.** Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- **6.** In the "Access" filed,
	- "W" means that word access is valid,
	- "H" means that half word access is valid,
	- "B" means that byte access is valid.
- **7.** Write access to the read-only register cause no error, but the write data is lost.
- **8.** The CPU can access all internal registers, but IBUS master device cannot access them.

### **6.2.2 U\_GMR (USB General Mode Register)**

This register is used for setting the operation of USB Controller. The low-order sixteen bits except for RR bit can be written only when the device is being initialized. If the values of these bits are changed while transmission or reception is being performed, the operation of USB Controller may become unpredictable.



## **6.2.3 U\_VER (USB Frame Number/Version Register)**

Register that stores the current Frame Number of the USB and version of the USB Controller block.



# **6.2.4 U\_GSR1 (USB General Status Register 1)**

This register indicates the current status of USB Controller.





## **6.2.5 U\_IMR1 (USB Interrupt Mask Register 1)**

This register is used to mask interrupts.

When a bit in this register is set to a '1' and the corresponding bit in the USB General Status Register 1 (Address: 10H) is set to a '1', an interrupt is issued.





## **6.2.6 U\_GSR2 (USB General Status Register 2)**

This register indicates the current status of USB Controller. Reading this register clears all bits in this register.



## **6.2.7 U\_IMR2 (USB Interrupt Mask Register 2)**

This register is used to mask interrupts.

When a bit in this register is set to a '1' and the corresponding bit in the USB General Status Register 2 (Address: 18H) is set to a '1', GSR2 bit in the U\_GSR1 will be set to a '1'.



## **6.2.8 U\_EP0CR (USB EP0 Control Register)**

This register is used for setting the operation of EndPoint0.

If the value in the MAXP field is rewritten during transmitting or receiving operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.



**Remark** When a STALL handshake is sent by a control endpoint in either the Data or Status stage of a control transfer, a STALL handshake must be returned on all succeeding access to that endpoint until a SETUP PID is received. The endpoint is not required to return a STALL handshake after it receives a subsequent SETUP PID (referred from USB1.1 Specification).

**320** Preliminary User's Manual S15543EJ1V0UM

### **6.2.9 U\_EP1CR (USB EP1 Control Register)**

This register is used for setting the operation of EndPoint1.

If the value in the MAXP field is rewritten during transmitting operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.



## **6.2.10 U\_EP2CR (USB EP2 Control Register)**

This register is used for setting the operation of EndPoint2.

If the value in the MAXP field is rewritten during receiving operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.



**Remark** In Normal Mode, indication is issued every received packet so that error status for every packet can be noticed. In the other modes, error status is noticed for all received packets, not for every packet.

## **6.2.11 U\_EP3CR (USB EP3 Control Register)**

This register is used for setting the operation of EndPoint3.

If the value in the MAXP field is rewritten during transmitting operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.



## **6.2.12 U\_EP4CR (USB EP4 Control Register)**

This register is used for setting the operation of EndPoint4.

If the value in the MAXP field is rewritten during receiving operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.



## **6.2.13 U\_EP5CR (USB EP5 Control Register)**

This register is used for setting the operation of EndPoint5.

If the value in the MAXP field is rewritten during transmitting operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.



## **6.2.14 U\_EP6CR (USB EP6 Control Register)**

This register is used for setting the operation of EndPoint6.

If the value in the MAXP field is rewritten during receiving operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.


### **6.2.15 U\_CMR (USB Command Register)**

This register is used for issuing Tx request or adding Rx Buffer Directories to Pool.

The VR4120A writes commands into this register.

Whenever B bit (Bit 31) is set, the value will not change even if the VR4120A writes commands into this register.



## **6.2.16 U\_CA (USB Command Extension Register)**

This register is used for issuing Tx request or adding Rx Buffer Directories to Pool.

The VR4120A writes the start address of either the Tx or the Rx Buffer Directory into this register.



## **6.2.17 U\_TEPSR (USB Tx EndPoint Status Register)**

This register is used for indicate the status of the EndPoint being used for data transmitting.



## **6.2.18 U\_RP0IR (USB Rx Pool0 Information Register)**

This register indicates the information of Receive Pool0.

The VR4120A writes to this register only when the device is being initialized.



## **6.2.19 U\_RP0AR (USB Rx Pool0 Address Register)**

This register indicates the start address of Buffer Directory which is currently used. The way to set up Rx Pool is described at Section **6.6.3 Receive pool settings**.



### **6.2.20 U\_RP1IR (USB Rx Pool1 Information Register)**

This register indicates the information of Receive Pool1.

The VR4120A writes to this register only when the device is being initialized.



## **6.2.21 U\_RP1AR (USB Rx Pool1 Address Register)**

This register indicates the start address of Buffer Directory which is currently used. The way to set up Rx Pool is described at Section **6.6.3 Receive pool settings**.



## **6.2.22 U\_RP2IR (USB Rx Pool2 Information Register)**

This register indicates the information of Receive Pool2.

The VR4120A writes to this register only when the device is being initialized.



### **6.2.23 U\_RP2AR (USB Rx Pool2 Address Register)**

This register indicates the start address of Buffer Directory which is currently used.

The way to set up Rx Pool is described at Section **6.6.3 Receive pool settings**.



### **6.2.24 U\_TMSA (USB Tx MailBox Start Address Register)**



### **6.2.25 U\_TMBA (USB Tx MailBox Bottom Address Register)**



## **6.2.26 U\_TMRA (USB Tx MailBox Read Address Register)**



## **6.2.27 U\_TMWA (USB Tx MailBox Write Address Register)**



## **6.2.28 U\_RMSA (USB Rx MailBox Start Address Register)**



### **6.2.29 U\_RMBA (USB Rx MailBox Bottom Address Register)**



### **6.2.30 U\_RMRA (USB Rx MailBox Read Address Register)**



# **6.2.31 U\_RMWA (USB Rx MailBox Write Address Register)**



# **6.3 USB Attachment Sequence**

This section describes the sequence that is followed when the  $\mu$ PD98502 is attached to a USB hub.



**Figure 6-2. USB Attachment Sequence**

- (1) USB port of the  $\mu$ PD98502 is attached to a HUB.
- (2) Notification that a new device ( $\mu$ PD98502) has been connected to the HUB is posted to a Host PC.
- (3) The Host PC issues Reset Signaling to reset the port to which the device has been connected.
- (4) Once 10 ms have elapsed, the Host PC halts the issue of the Reset Signaling.
- (5) Notification of the Reset Signaling performed by the Host PC is posted to USB Controller.
- (6) To post notification of the Reset by the Host PC to the VR4120A, the URST bit of the U\_GSR2 register is made active.
- (7) The VR4120A reads the U\_GSR2 register and, upon finding that the URST bit is active, detects that Reset Signaling has been issued.
- (8) To initialize USB Controller, the VR4120A has to issue the warm-reset to USB Controller.
- (9) Upon the completion of the reset, USB Controller performs initialization by writing a value into each of USB Controller's internal registers.

### **6.4 Initialization**

After USB Controller has been reset, the VR4120A must set several USB Controller registers. The initialization sequence is listed below.

- (1) A desired mode is set into the USB General Mode Register.
- (2) The receive pools are placed in system memory, and the information they contain are set in the following registers:



(3) The transmit/receive MailBoxes are placed in system memory, and the information they contain are set in the following registers:



When Tx MailBox Start Address Register is set, the value in the register is copied to Tx MailBox Read Address Register (Address: 1000\_1078H) and Tx MailBox Write Address Register (Address: 1000\_107CH). In same way, when Rx MailBox Start Address Register is set, the value in the register is copied to Rx MailBox Read Address Register (Address: 1000\_1088H) and Rx MailBox Write Address Register (Address: 1000\_108CH).

- (4) A value is written into the MAXP field of the USB EP0 Control Register, the EP1-2 Control Register, the EP3- 4 Control Register, and the EP5-6 Control Register. Then, each EndPoint is enabled. The settings made up to this point enable the start of data transmitting/receiving, as well as the ability to respond to Device Configuration from the Host PC.
- (5) Device Configuration is started through EndPoint0. Therefore, a response must be returned to EndPoint0. At this stage, the USB Function Address is allocated. The VR4120A must set that value into the Function Address field in USB General Mode Register (Address: 1000\_1000H).

The initialization procedure is completed.

In addition to the above, it may be necessary to write a value into the USB Interrupt Mask Register (Address: 1000\_1014H or 1000\_101CH) and enable the interrupt.

### **6.4.1 Receive pool settings**

For details of the receive pool settings, see Section **6.6.3 Receive pool settings**.

### **6.4.2 Transmit/receive MailBox settings**

After USB Controller transmits a data segment, it indicates the status by writing a transmit indication in 'MailBox' in system memory. During the initialization, the VR4120A must set the MailBoxes. USB Controller uses the MailBoxes as a ring buffer. This buffer is set using four registers for each of transmitting and receiving.

Registers for setting a transmit MailBox



Registers for setting a receive MailBox



- **Remarks 1.** When the VR4120A writes the value to U\_TMSA firstly after reset, USB Controller automatically copies the value to U\_TMRA and U\_TMWA internally. Similarly, when VR4120A writes the value to RMSA firstly after reset, USB Controller automatically copies the value to U\_RMRA and U\_RMWA internally.
	- **2.** Do not set the same values for U\_TMSA and U\_TMBA.
	- **3.** Among those registers used to set the MailBoxes, the VR4120A updates only U\_TMRA and U\_RMRA. The other registers are written to only as part of initialization. They are not to be written to at any other time.
	- **4.** Each receive indication has a two-word configuration. Therefore, the size of the receive MailBox must be an integer multiple of two words.
	- **5.** The MailBox areas must be word-aligned.

The configuration of the MailBoxes in system memory is as shown in the Following **Figure 6-3**.



**Figure 6-3. Mailbox Configuration**

When USB Controller writes an indication, the write pointer (U\_TMWA or U\_RMWA) is incremented. Every time that USB Controller writes an indication, it also sets the transmit/receive finish bit of the corresponding EndPoint and, issues an interrupt if it is not masked.

The write pointer is forced to jump to the start address (U\_TMSA or U\_RMSA) when it reaches the bottom address (U\_TMBA or U\_RMBA). USB Controller uses the read pointer (U\_TMRA or U\_RMRA) to prevent the overwriting of those indications that the VR4120A has not yet read out. The read pointer (U\_TMRA or U\_RMRA) is managed by the VR4120A. Each time the VR4120A reads an indication from a MailBox, it writes the address to be read next time into the read pointer register (U\_TMRA or U\_RMRA).

When both the write pointer (U\_TMWA or U\_RMWA) and read pointer (U\_TMRA or U\_RMRA) point to the same address, USB Controller sets the TMF bit (transmit MailBox full) or RMF bit (receive MailBox full) of the USB General Status Register 1 to indicate the MailBox full state and issues an interrupt if it is not masked.

In the MailBox full status, USB Controller will not issue the next indication. The VR4120A must read an indication from the full MailBox and update the read pointer (U\_TMRA or U\_RMRA).

### **6.5 Data Transmit Function**

This section explains USB Controller's data transmit function.

#### **6.5.1 Overview of transmit processing**

USB Controller divides the data segments in system memory, into USB packets, then transmits them to the Host PC. The VR4120A sets the size of USB packet in the MAXP field of the EP0 Control Register, the EP1-2 Control Register, the EP3-4 Control Register, and the EP5-6 Control Register (in the example shown below, a value of 64 bytes has been set).

**Figure 6-4. Division of Data into USB Packets**



Last USB packet in a data segment will be smaller than the value set in the MAXP field (40 bytes in the example shown above). As a result, the Host PC can identify the boundary between data segments. When the last USB packet size is equal to the value in the MAXP field, a zero-length USB packet will be transmitted after the last item of the divided data in transmit SZLP Mode. In transmit NZLP Mode, a zero-length USB packet is not transmitted. For an explanation of the transmit modes, see Section **6.5.3 Data transmit modes**.

After all the data segments have been transferred, USB Controller writes the "transmit indication" which has transmit status information into the MailBox in system memory.

For an explanation of the transmit indication, see Section **6.5.6 Tx indication**.

Data segments transmission time at a given EndPoint can be scheduled upon the issue of the corresponding transmit command. The current transmit status can be determined by reading the contents of the USB Tx EndPoint Status Register (Address: 1000\_1048H).

For an explanation of how to issue the transmit command, see Section 6.5.4 VR4120A processing at data **transmitting**.

#### **6.5.2 Tx buffer configuration**

The VR4120A creates a Tx buffer in system memory, then informs USB Controller to transmit data to the Host PC.

The configuration of the Tx buffer is as shown below.





A transmit packet is configured by breaking up multiple data buffers in system memory. These data buffers are bundled together in the buffer directory.

The formats of the Buffer directory, Buffer descriptor, and Link Pointer in the Tx buffer are as shown below.

#### **Figure 6-6. Configuration of Transmit Buffer Directory**

### -Tx Buffer Directory



#### -Tx Buffer Descriptor



#### -Tx Link Pointer



**Tx Buffer Directory:** This is the Tx buffer directory. It contains the buffer descriptor and the link pointer. A single Tx Buffer Directory can accommodate up to 255 buffer descriptors. **Tx Buffer Descriptor:** This is the Tx buffer descriptor. It maintains the data in the Tx BUFFER. When Bit 31 (Last bit) is set, the Buffer Descriptor indicates the last buffer in a packet. Bit30 is used to discriminate between the Buffer Descriptor and Link Pointer. When set to 1, this bit indicates the Buffer Descriptor. The "Size" field indicates the buffer size. As the buffer size, a value between 1 and 65535 bytes can be set. The "Buffer Address" field indicates the start address of the buffer. **Tx Link Pointer:** This is the link pointer. It points to the next packet directory. Bit31 is usually set to 0. Bit30 is used to discriminate between the Buffer Descriptor and Link Pointer. When set to 0, this bit indicates the Link Pointer. The "Directory Address" field indicates the start address of the next Buffer Directory.

#### **6.5.3 Data transmit modes**

USB Controller supports two transmit modes. These modes differ only in whether a zero-length USB packet is transmitted after the last USB packet of a data segment. In all other aspects, they are identical. The transmit mode is switched using the TM bit (Bit 19) of the USB EP1 EndPoint Control Register (Address: 1000\_1024H) and USB EP3 EndPoint Control Register (Address: 1000\_102CH).

### **Cautions 1. The setting of the TM bit applies only to EndPoint1 and EndPoint3.**

#### **2. When EndPoint0 and EndPoint5 are used to transmit data, only NZLP mode is used.**

#### **(1) SZLP (Transmit Zero Length Packet) mode**

In this mode, when the last USB packet size of a data segment is equal to the value in the MAXP field, a zerolength packet is transmitted after the completion of data segment transmitting.

When the last packet size is less than the value in the MAXP field, the last Short Packet is transmitted and any zero-length packet is not transmitted.

### **(2) NZLP (Non Zero Length Packet) mode**

In this mode, even when the last USB packet size of a data segment is equal to the value in the MAXP field, any zero-length packet is not transmitted after the last packet transmission.

### **6.5.4 VR4120A processing at data transmitting**

This section explains the processing performed by the VR4120A when transmitting data.



**Figure 6-7. VR4120A Processing at Data Transmitting**

- (1) First, the VR4120A prepares the data to be transmitted in system memory.
- (2) The VR4120A reads the USB Command Register.
- (3) The VR4120A checks whether the Busy bit of the USB Command Register is set. If the Busy bit is set, it indicates that USB Controller is still executing the previous command. Thus the VR4120A can not issue a new command.
- (4) The VR4120A reads the USB Tx EndPoint Status Register.
- (5) The VR4120A checks whether the EndPoint that is to perform transmission next is in the Busy status. If the EndPoint is Busy, the VR4120A repeats the processing from the reading of the USB Tx EndPoint Status Register.
- (6) The VR4120A issues the Tx command.
- (7) The VR4120A reads the USB General Status Registers 1.
- (8) The VR4120A checks whether transmission has completed.
- (9) The VR4120A reads the contents of the USB Tx Mailbox Read Address Register.
- (10) The VR4120A reads the transmit Indication.
- (11) The VR4120A updates the contents of the USB Tx MailBox Read Address Register.

By issuing a transmit command, the transmission of a data segment can be scheduled.

A transmit command is issued by writing a value into the registers listed below. When writing, it is necessary to write first to the USB Command Extension Register, then the USB Command Register.

If data size field of USB Command Register is "0", USB Controller transmits Zero-Length Packet.

The size of data set by the transmission command and the total size of data buffer to be transmitted have to be the same value.

#### **Figure 6-8. Transmit Command Issue**



For a given EndPoint, it is possible to schedule the transmitting of up to two data items. Once two data have been scheduled, even if the VR4120A writes a transmit command into the USB Command Register to transmit a third data, that command cannot be accepted until the first scheduled data is transmitted.

The number of data items that are scheduled for transmission can be determined by reading the USB Tx EndPoint Status Register.



### **Figure 6-9. Transmit Status Register**

### **6.5.5 USB controller processing at data transmitting**

This section presents all of the processing performed by USB Controller at data transmitting.





Numbers (1) to (15) do not indicate the order in which USB Controller must perform processing. Instead, these numbers correspond to those in the following explanation.

- (1) USB Controller starts transmit processing upon receiving a transmit command from the VR4120A.
- (2) When the command is written, USB Controller sets the Busy bit in USB Command Register to a '1'.
- (3) USB Controller checks whether the EndPoint specified with the transmit command is currently in the Busy status (two data are scheduled to be transmitted).
- (4) If the EndPoint specified with the transmit command is found to be in the Busy status, the command written at (1) is not executed until the specified EndPoint can accept a new Tx command.
- (5) The command written into the USB Command Register and USB Command Extension Register in (1) is copied to an internal register and the Busy bit of the USB Command Register is returned to a '0'.
- (6) USB Controller reads the buffer descriptor.
- (7) USB Controller compares the size of the area remaining in the Tx FIFO with the buffer size of the buffer descriptor read in the previous step.
- (8) If step (7) reveals that the area remaining in the Tx FIFO is smaller, USB Controller transfers the data from the buffer until the Tx FIFO is full by DMA.
- (9) Once the Tx FIFO is full, USB Controller transfers the data to the USB.
- (10) If step (7) reveals that the area remaining in the Tx FIFO is larger, USB Controller transfers all the data in the buffer to the Tx FIFO by DMA.
- (11) USB Controller checks whether the data transferred by DMA is the last data of the data segments to be transmitted to a Host.
- (12) If the data transferred by DMA is not the last to be transmitted, it indicates that the buffer is empty. Therefore, USB Controller reads the next buffer descriptor.
- (13) If the data transferred by DMA is the last to be transmitted, USB Controller transmits the data.
- (14) USB Controller writes a Tx indication in the MailBox.
- (15) USB Controller updates the MailBox write pointer (USB Tx MailBox Write Address Register). It also sets the transmit finish bit of the USB General Status Register 1, and if it is not masked, issues an interrupt to the VR4120A.

### **6.5.6 Tx indication**

For every data segment to be transmitted, USB Controller writes a Tx indication into the Tx MailBox. After writing a Tx indication, USB Controller sets the transmit completion bit of USB General Status Register1 to 1 and, provided it is not masked, issues an interrupt to the VR4120A.

The format of the transmit indication is as shown below.

#### **Figure 6-11. Transmit Indication Format**



**Status:** Field that indicates the status upon data transmitting.

Bit10: When set to a '0', indicates that an IBUS error has not occurred.

When set to a '1', indicates that processing is terminated abnormally due to an IBUS error.

- Bit9: When set to a '0', indicates that a buffer underrun did not occur during data transmitting. When set to a '1', indicates that a buffer underrun occurred. This bit is set only when transmitting data to EndPoint1.
- Bit8: When set to a '0', data transmitting is performed in SZLP mode. When set to a '1', data transmitting is performed in NZLP mode. For EndPoint0 and EndPoint5, this bit is usually set to a '1'.
- **EPN:** Field that indicates the EndPoint number.
	- 000: EndPoint0
	- 010: EndPoint1
	- 100: EndPoint3
	- 110: EndPoint5

### **6.6 Data Receive Function**

This section explains USB Controller's data receive function.

#### **6.6.1 Overview of receive processing**

USB Controller receives USB packets from the USB, stores them into system memory, and then assembles a single data segment. The VR4120A sets the size of a single USB packet in the MAXP field of the EP0 Control Register, EP1-2 Control Register, EP3-4 Control Register, and EP5-6 Control Register. (The figure shown below is an example when the packet size is set to 64 bytes.)





When the data segments are divided to USB packets with the same byte size as a value set in the MAXP field, the last USB packet of the data segment will be smaller than the value set in the MAXP field (40 bytes in the example shown above). As a result, USB Controller can identify the boundary between data segments. If the last USB buffer size is equal to the value in the MAXP field, a zero-length USB packet will be transmitted from the Host PC to USB Controller after the last USB packet of the data segment.

When placing data received from the USB to system memory, an area to store received USB packet is required in system memory. This area is referred to as the Rx buffer. It must be secured by the VR4120A. For an explanation of the Rx buffer, see Section **6.6.2 Rx Buffer configuration**.

Upon the completion of data segment transfer, USB Controller writes the "Rx indication" into a MailBox in system memory. For an explanation of the Rx modes, see Section **6.6.4 Data receive mode**.

## **6.6.2 Rx Buffer configuration**

Data received from the USB is stored into a receive pool in system memory. USB Controller uses three receive pools. The configuration of the receive pools is shown below.



**Figure 6-13. Receive Buffer Configuration**

The receive buffer is composed of the Buffer Directory and Data Buffer. The receive buffer is prepared in system memory by the VR4120A.

The formats of the Buffer Directory, Buffer descriptor, and Link Pointer are each described below.

### **Figure 6-14. Receive Descriptor Configuration**

#### -Rx Buffer Directory



#### -Rx Buffer Descriptor



-Rx Link Pointer



**Rx Buffer Directory:** A Rx Buffer Directory. This is composed of buffer descriptors and a link pointer. A single Rx Buffer Directory can contain up to 255 buffer descriptors. **Rx Buffer Descriptor:** Contains the Rx buffer data. When Bit31 (Last bit) is set to a '1', that Buffer Descriptor indicates the last buffer in the pool. Bit30 is used to discriminate between the Buffer Descriptor and Link Pointer. When set to 1, this bit indicates the Buffer Descriptor. The "Size" field indicates the buffer size. As the buffer size, a value between 1 and 65535 bytes can be set. The "Buffer Address" field indicates the start address of the buffer. **Rx Link Pointer:** This is the link pointer. It indicates the last Buffer Directory. Bit31 is set to 0. Bit30 is used to discriminate between the Buffer Descriptor and Link Pointer. When set to 0, this bit indicates the Link Pointer. The "Buffer Directory Address" field indicates the start address of the next Buffer Directory.

#### **6.6.3 Receive pool settings**

USB Controller uses three receive pools.



- **Pool1 For EndPoint2 (Isochronous)**
- **Pool2 For EndPoint4 (Bulk)**

The data in each of these three pools is written into the corresponding registers.



The VR4120A can know the current status of each pool by reading these registers.

The VR4120A can write values only into the Alert field of three Information Registers above. Other filed must be set using USB Command Register and USB Command Extension Register.

 The VR4120A adds Buffer Directories to each pool by using the USB Command Register (Address: 1000\_1040H) and the USB Command Extension Register (Address: 1000\_1044H).

To add Buffer Directories to a receive pool, the VR4120A performs the following processing.

- (1) The VR4120A places the Buffer Directory to be added to the pool, and the buffer, in system memory. When multiple Buffer Directories are to be added, they are linked in advance.
- (2) The VR4120A sets the start address of the Buffer Directory to be added into the link pointer to the last Buffer Directory in the list of dependent Buffer Directories in the pool.
- (3) The VR4120A sets the start address of the Buffer Directory to be added into the USB Command Extension Register (Address: 1000\_1044H).
- (4) The VR4120A sets the pool number and size of the Buffer Directory to be added into the USB Command Register (Address: 1000\_1040H).



#### **Figure 6-15. Buffer Directory Addition Command**

The operation of USB Controller varies with whether any unused Buffer Directories remain in the corresponding pool when the Buffer Directory addition command is written into the USB Command Register.

- (a) If any unused Buffer Directories remain in the pool (when the RNOD field in the Pool Information Register is set to grater than 0), USB Controller adds the number in the NOD field of the command to the RNOD field of the Pool Information Register.
- (b) When the pool is empty (when the RNOD field in the Pool Information Register is 0), USB Controller loads the value set in the NOD field of the command into the RNOD field of the Pool Information Register. Furthermore, it loads the value written in the USB Command Extension Register into the Pool Address Register.

#### **6.6.4 Data receive mode**

USB Controller has different receive processing every EndPoint and receive mode.

The receive mode is determined by RM field (Bits 20:19) in USB EP2 Control Register (Address 1000\_1028H) and USB EP4 Control Register (Address 1000\_1030H). There are four kinds of receive processing.

- (1) EndPoint0, EndPoint6
- (2) EndPoint2, EndPoint4 Normal Mode
- (3) EndPoint2, EndPoint4 Assemble Mode
- (4) EndPoint2, EndPoint4 Separate Mode

Each processing is explained below.

### **(1) Reception in EndPoint0, EndPoint6**

Same processing is executed without relations in receive mode in EndPoint0, EndPoint6 every time.



# **Figure 6-16. Data Receiving in EndPoint0, EndPoint6**

When USB Controller receives one USB packet, stores it in Data Buffer and write Rx indication to the Mailbox. USB Controller updates the size field and Last field in Buffer Descriptor every USB packet before writing Rx Indication.

## **(2) EndPoint2, EndPoint4, normal mode**

The processing in EndPoint2, EndPoint4 receive Normal mode is explained below.





When USB Controller receives one USB packet, stores it in Data Buffer and write Rx indication to the Mailbox. USB Controller updates the size field and Last field in Buffer Descriptor every USB packet before writing Rx Indication.

### **(3) EndPoint2, EndPoint4, assemble mode**

The processing in EndPoint2, EndPoint4 receive Assemble mode is explained below.





In this mode USB Controller issues Rx indication after receiving one data segment.

In other word, after USB Controller writes the Short packet or Zero-Length Packet received from USB to buffer in system memory, USB Controller updates Size field, Last bit in last Buffer Descriptor and issues Rx indication.

### **(4) EndPoint2, EndPoint4, separate mode**

The processing in EndPoint2, EndPoint4 receive separate mode is explained below.





In this mode, after USB Controller receives USB packet and stores the data in Rx buffer, it issues Rx indication when a buffer is full. Even if a buffer is full in the middle of USB packets, it issues indication. After that, processing of storing the USB packet to next buffer continues.

It does not execute to update Size field, Last bit in Buffer Descriptor.

#### **6.6.5 VR4120A receive processing**

This section explains the processing that the VR4120A must perform when data is being received.



**Figure 6-20. VR4120A Receive Processing**

Numbers (1) to (7) do not indicate the order in which the VR4120A must perform processing. Instead, these numbers correspond to those in the following explanation.

- (1) First, as part of initialization, the VR4120A must set Pool configuration.
- (2) For receiving, the VR4120A must add Buffer Directories to the Pool, if necessary.
- (3) The VR4120A reads the USB General Status Register.
- (4) The VR4120A checks whether receiving has ended.
- (5) If receiving has ended, the VR4120A reads USB Rx MailBox Read Address Register (Address: 1000 1088H) to determine the address of MailBox VR4120A must read in the next time.
- (6) Then, the VR4120A reads the Rx indication from the indicated MailBox.
- (7) The VR4120A updates the USB Rx MailBox Read Address Register.

### **6.6.6 USB controller receive processing**

This section presents all of the processing performed by USB Controller at data receiving.

#### **6.6.6.1 Normal mode**

The following figure illustrates the receive operations performed by USB Controller in Normal Mode.





Numbers (1) to (9) do not indicate the order in which USB Controller must perform processing. Instead, these numbers correspond to those in the following explanation.

- (1) USB Controller is in the status where it waits to receive data (USB Packets) from the USB.
- (2) USB Controller receives data (USB Packets) from the USB. As it is receiving the data, USB Controller performs NRZI decoding, CRC check, and Bit Stuffing Error check.
- (3) USB Controller stores the received data into the FIFO.
- (4) USB Controller starts to fetch a new buffer descriptor.
- (5) USB Controller checks whether the fetched buffer descriptor is a link pointer or not.
- (6) If the fetched buffer descriptor is a link pointer, USB Controller updates the Pool Information Registers and restarts to fetch a new buffer descriptor.
- (7) USB Controller then DMA-transfers data from the FIFO to system memory.
- (8) If USB Controller finds that the transferred data is the last data, renews the Size field and Last bit of Buffer Descriptor and writes the Rx indication into the prepared Mailbox.
- (9) USB Controller updates the write pointer of the MailBox (Rx MailBox Write Address Register Address: 1000\_108CH). Also, it sets the receive completion bit of the USB General Status Register 1 and issues an interrupt to the VR4120A if it is not masked.

### **6.6.6.2 Assemble mode**

The following figure illustrates the receive operations performed by USB Controller in Assemble Mode.





Numbers (1) to (11) do not indicate the order in which USB Controller must perform processing. Instead, these numbers correspond to those in the following explanation.

- (1) USB Controller is in the status where it waits to receive data (USB Packets) from the USB.
- (2) USB Controller receives data (USB Packets) from the USB. As it is receiving the data, USB Controller performs NRZI decoding, CRC check, and Bit Stuffing Error check.
- (3) USB Controller stores the received data into the FIFO.
- (4) USB Controller checks whether there is buffer remaining in system memory area or not (checks if USB Controller should fetch new buffer descriptor or not).
- (5) If the buffer is not remaining in system memory area, USB Controller starts to fetch new buffer descriptor.
- (6) USB Controller checks whether the fetched buffer descriptor is a link pointer or not.
- (7) If the fetched buffer descriptor is a link pointer, USB Controller updates the Pool Information Registers and restarts to fetch a new buffer descriptor.
- (8) USB Controller then DMA-transfers data from the FIFO to system memory.
- (9) USB Controller checks whether the DMA-transferred data is the last data of a segment.
- (10) If USB Controller finds that the transferred data is the last data, updates the Size field and Last bit of Buffer Descriptor and writes the Rx indication into the prepared Mailbox.
- (11) USB Controller updates the write pointer of the MailBox (Rx MailBox Write Address Register Address: 1000\_108CH). Also, it sets the receive completion bit of the USB General Status Register 1 and issues an interrupt to the VR4120A if it is not masked.

### **6.6.6.3 Separate mode**

The following figure illustrates the receive operations performed by USB Controller in Separate Mode.





Numbers (1) to (12) do not indicate the order in which USB Controller must perform processing. Instead, these numbers correspond to those in the following explanation.

- (1) USB Controller is in the status where it waits to receive data (USB Packets) from the USB.
- (2) USB Controller receives data (USB Packets) from the USB. As it is receiving the data, USB Controller performs NRZI decoding, CRC check, and Bit Stuffing Error check.
- (3) USB Controller stores the received data into the FIFO.
- (4) USB Controller checks whether there is buffer remaining in system memory area or not (checks if USB Controller should fetch new buffer descriptor or not).
- (5) If the buffer is not remaining in system memory area, USB Controller starts to fetch new buffer descriptor.
- (6) USB Controller checks whether the fetched buffer descriptor is a link pointer or not.
- (7) If the fetched buffer descriptor is a link pointer, USB Controller updates the Pool Information Registers and restarts to fetch a new buffer descriptor.
- (8) USB Controller then DMA-transfers data from the FIFO to system memory.
- (9) USB Controller checks whether the DMA-transferred data is less than Max Packet Size.
- (10) USB Controller checks whether buffer area becomes full or not.
- (11) USB Controller updates the Size field and Last bit of Buffer Descriptor and writes the Rx indication into the prepared Mailbox.
- (12) USB Controller updates the write pointer of the MailBox (Rx MailBox Write Address Register Address: 1000\_108CH). Also, it sets the receive completion bit of the USB General Status Register 1 and issues an interrupt to the VR4120A if it is not masked.

## **6.6.7 Detection of errors on USB**

USB Controller has some functions which detect some errors on the USB. Errors shown in figure below are related to Isochronous EndPoint and SOF packet.





- (1) If "Loss of Data" error has occurred, EP2ND bit (Bit 5) in USB General Status Register 2 will be set. The other action of USB Controller for this error is explained in next section (Section **6.6.8**).
- (2) If "Loss of SOF" error has occurred, SL bit (Bit 0) in USB General Status Register 2 will be set. In this case, USB Controller only reflect the error to USB General Status Register.
- (3) If "Extra Data" error has occurred, EP2ED bit (Bit 6) in USB General Status Register 2 will be set. In this case, USB Controller only reflect the error to USB General Status Register.
- (4) If "Extra SOF" error has occurred, ES bit (Bit 1) in USB General Status Register 2 will be set. In this case, USB Controller only reflect the error to USB General Status Register.

USB Controller can detect the other Error listed below.



data to USB and will set EP1ND bit (Bit 2) in USB General Status Register 2.

- Extra Token on EndPoint1: If IN TOKEN packet for EndPoint2 comes which between two SOFs, USB Controller will set EP1ET bit (Bit 3) in USB General Status Register 2. In this case, USB Controller will transmit data only once.
- No Token on EndPoint1: **If IN TOKEN** packet for EndPoint2 does not come between two SOFs, USB Controller will set EP1NT bit (Bit 4) in USB General Status Register 2.

#### **6.6.8 Rx data corruption on Isochronous EndPoint**

On Isochronous Rx EndPoint (EP2), one data packet comes per one frame.

If any Isochronous data packet doesn't come between two SOF packet, it is assumed that Isochronous data is corrupted.

In the case of corruption, action of USB Controller varies according to Rx Mode.

#### **(a) Rx normal mode**

USB Controller sets EP2ND (EndPoint2 No Data) bit (Bit 6) in USB General Status Register 2.

USB Controller doesn't write any Rx indications.

USB Controller doesn't write any data to Data Buffer on system memory.

#### **(b) Rx assemble mode**

USB Controller sets EP2ND (EndPoint2 No Data) bit (Bit 6) in USB General Status Register 2.

USB Controller writes dummy data to Data Buffer (In fact, USB Controller only increment pointer which addresses Data Buffer by Max Packet Size. No DMA transfer occurs).

USB Controller writes Rx indications which indicates that received data is corrupted on Isochronous EndPoint.

#### **(c) Rx separate mode**

USB Controller sets EP2ND (EndPoint2 No Data) bit (Bit 6) in USB General Status Register 2.

USB Controller writes dummy data to Data Buffer (In fact, USB Controller only increment pointer which addresses Data Buffer by Max Packet Size. No DMA transfer occurs).

USB Controller writes Rx indications which indicates that received data is corrupted on Isochronous EndPoint.

#### Example

When USB Controller receives USB Packet in Rx Assemble Mode or Rx Separate Mode, if data corruption occurs on Isochronous Rx EndPoint (EndPoint4), Data Buffers becomes as **Figure 6-25**.

Shaded area in following figure is filled by valid data. If USB Controller detects that data is corrupted, next data must be stored in Data Buffer which keeps area for corrupted data. Corrupted data area is equal to Max Packet Size of Isochronous Rx EndPoint (EndPoint2).




## **6.6.9 Rx FIFO overrun**

On Isochronous Rx EndPoint (EP2), if data reading from Rx FIFO is delayed by some problem, Rx FIFO Overrun will occur.

In the case of corruption, action of USB Controller varies according to Rx Mode.

## **(a) Rx normal mode**

USB Controller sets EP2FO (EndPoint2 No Data) bit (Bit 9) in USB General Status Register 2.

USB Controller writes the Rx indications which indicates that EP2 FIFO Overrun has occurred.

USB Controller doesn't write any dummy data to Data Buffer on system memory.

## **(b) Rx assemble mode**

USB Controller sets EP2FO (EndPoint2 No Data) bit (Bit 9) in USB General Status Register 2.

USB Controller writes dummy data to Data Buffer (In fact, USB Controller only increment pointer which addresses Data Buffer by Max Packet Size. No DMA transfer occurs) so that the sum of received data and dummy data becomes equal to Max Packet Size.

After USB Controller receives "USB short packet", USB Controller writes Rx indications which indicates that EP2 FIFO Overrun has occurred.

## **(c) Rx separate mode**

USB Controller sets EP2FO (EndPoint2 No Data) bit (Bit 9) in USB General Status Register 2.

USB Controller writes dummy data to Data Buffer (In fact, USB Controller only increment pointer which addresses Data Buffer by Max Packet Size. No DMA transfer occurs) so that the sum of received data and dummy data becomes equal to Max Packet Size.

USB Controller writes Rx indications which indicates that EP2 FIFO Overrun has occurred.

## **6.6.10 Rx indication**

For every data segment that it receives, USB Controller writes a receive indication into the receive MailBox. After writing a receive indication, USB Controller sets the receive completion bit of the USB General Status Register to a '1' and, issues an interrupt if it is not masked.

The format of the receive indication is as shown below.

## **Figure 6-26. Receive Indication Format**



**Remark** Bit28 to Bit26 are reserved.

**EPN:** Field that indicates the EndPoint number.

- 001: EndPoint0
- 011: EndPoint2
- 101: EndPoint4
- 111: EndPoint6

**Status:** Field that indicates the status upon data receiving.

Bit25: When set to a '0', indicates that a data corruption did not occur on EndPoint2.

When set to a '1', indicates that a data corruption occurred on EndPoint2.

- Bit24: When set to a '0', indicates that an internal bus error has not occurred. When set to a '1', indicates that processing terminated abnormally due to an internal bus error. When this bit is set to 1, the Address field has no meaning.
- Bit23: When set to a '0', indicates that the received data is other than a USB Setup packet. When set to a '1', indicates that the received data is a USB Setup packet. This bit is set only when receiving the data from the Control EndPoint (EndPoint0). If data is received from any other EndPoint, this bit is not set.
- Bit22: When set to a '0', indicates that a buffer overrun did not occur.

When set to a '1', indicates that a buffer overrun occurred.

This bit is set only when receiving the data from the EndPoint1.

- Bit21: Reserved.
- Bit20: When set to a '0', indicates that a CRC error has not occurred.

When set to a '1', indicates that a CRC error has occurred.

When this bit is set to 1 when receiving data from the Isochronous EndPoint (EndPoint2), it indicates that the data stored in system memory includes a CRC error.

This bit is set only when receiving the data from the EndPoint2.

In the assemble mode, this bit is set only the following case; the USB packet which is received at last has error.

Bit19: When set to a '0', indicates that a Bit Stuffing Error has not occurred.

When set to a '1', indicates that a Bit Stuffing Error has occurred. When this bit is set to 1 when receiving data from the Isochronous EndPoint (EndPoint2), it indicates that the data stored in system memory contains a Bit Stuffing Error.

This bit is set only when receiving the data from the EndPoint2.

In the assemble mode, this bit is set only the following case; the USB packet which is received at last has error.

Bit18: When set to a '0', indicates that the size of the received data is up to 65535 bytes. When set to a '1', indicates that the size of the received data is greater than 65535 bytes.

Bit17-16: When set to 00 or 01, indicates that data is received in Normal Mode.

When set to 10, indicates that data is received in Assemble Mode. When set to 11, indicates that data is received in Separate Mode.

When using EndPoint0 and EndPoint6, this field should be set to 00.

**Size:** Indicates the size of the received data.

When the size of the received data exceeds 65535 (FFFFH) bytes, Bit18 is set to 1, and this field will contain 65535 (FFFFH).

**Address:** Indicates the start address of the buffer into which the received data is stored.

## **6.7 Power Management**

USB Controller has a built in feature that allows it to use interrupts to inform the VR4120A of its having received Suspend or Resume signaling from a Host PC. When the VR4120A receives a Suspend or a Resume, it must perform the appropriate processing.

Also, for those instances when the port to which the  $\mu$ PD98502 is connected is in the Suspend status (the  $\mu$ PD98502 is in the Suspend status), USB Controller has a function for issuing Remote Wake Up signaling to switch the Suspend status to Resume.

As a result, even if the  $\mu$ PD98502 is in the Suspend status, data that arrives from the line (ADSL) is not discarded but can be passed to a Host PC.

The following sections explain each of the sequences.

## **6.7.1 Suspend**

The Suspend sequence is as shown below.



### **Figure 6-27. Suspend Sequence**

- (1) The host places the USB in the Suspend status. Traffic stops flowing through the USB.
- (2) After 3 ms there is no traffic through the USB. Therefore, all of the devices connected to the USB shift to the Suspend status. In the same way, USB Controller also enters the Suspend status. During DMA transfer is being performed, however, USB Controller does not enter the Suspend status until after the completion of DMA transfer.
- (3) USB Controller sets the USPD bit (Bit16) of the USB General Status Register 2 (Address: 1000\_1018H) to a '1', then issues an interrupt to the VR4120A if interrupt is not masked.
- (4) The VR4120A receives the interrupt from USB Controller, reads the USB General Status Register 2 and, as a result, determines that the USB is in the Suspend status.

The VR4120A is not permitted to write to other than USB Controller's USB General Mode Register and USB Interrupt Mask Register 2 while USB Controller is in the Suspend status. Otherwise, after USB Controller enters the Resume status, its operation will be unpredictable.

## **6.7.2 Resume**

The Resume sequence is shown below.



**Figure 6-28. Resume Sequence**

- (1) The Host PC starts Resume Signaling. The Resume Signaling is passed to every device connected to the USB.
- (2) After at least 20 ms have elapsed, the Host PC stops the Resume Signaling then performs EOP Signaling for a 2bit-time duration.
- (3) This causes the Host PC to terminate its Resume processing.
- (4) USB Controller receives the Resume Signaling.
- (5) USB Controller sets the URSM bit (Bit 18) of the USB General Status Register 2 (Address: 1000\_1018H) to a '1', then issues an interruption to the VR4120A. If clock supplement is stopped, VR4120A has to check "usbwakeup\_p" signal instead of "URSM" bit.
- (6) The VR4120A receives the interruption from USB Controller and, as a result, determines that the USB has entered the Resume status.

After USB Controller enters the Resume status, it continues with the transmit/receive processing it was performing immediately before it entered the Suspend status.

## **6.7.3 Remote wake up**

The Remote Wake Up sequence is shown below.



**Figure 6-29. Remote Wake Up Sequence**

- (1) Here, it is assumed that the USB is in the Suspend status. Data is received from other block.
- (2) The VR4120A sets the RR bit (Bit 0) of the USB General Mode Register in order to switch the USB in the Suspend status to the Resume status.
- (3) Once the RR bit of the USB General Mode Register has been set, USB Controller starts K-state Signaling for the USB.
- (4) The VR4120A can continue to set transmit data for the USB. Specifically, the VR4120A prepares transmit data in system memory, then writes data into the USB Command Register (Address: 1000\_1040H) and the USB Command Extension Register (Address: 1000\_1044H).
- (5) USB Controller continues K-state Signaling for 5 ms, then terminates the signaling.
- (6) The Host PC, upon receiving the K-state Signaling, broadcasts RESUME signaling. This RESUME signaling continues for a minimum of 20 ms.
- (7) Once at least 20 ms have elapsed, the Host PC terminates RESUME Signaling, then issues EOP Signaling for a 2 bit-time duration.
- (8) As a result of this sequence, Remote Wake Up is terminated, and the transaction being performed by the USB is restarted.

# **6.8 Receiving SOF Packet**

USB Controller can receive SOF Packets, and check if Frame Number is incremented correctly. In addition, USB Controller can detect the timing skew of SOF Packet.

## **6.8.1 Receiving SOF Packet and updating the Frame Number**

After USB Controller receives a SOF Packet, FN field in USB Frame Number/Version Register (Address: 1000\_1004H) is updated. After FN field is updated, FW bit (Bit 21) in USB General Status Register 2 (Address: 1000\_1018H) is set to a '1'.

## **6.8.2 Updating Frame Number automatically**

If received SOF Packet has incorrect Frame Number, USB Controller can execute one of two processes shown below.

- USB Controller reflects the incorrect Frame Number to FN field directly.
- USB Controller increments Frame Number automatically and write the incremented value to FN field.

The policy of updating FN field is shown in following table:



**Note** AU bit is in the USB General Mode Register (Address: 1000\_1000H).

## **6.8.3 Checking if the skew of SOF arrival time is allowable of not**

The allowable SOF skew can be defined by SOFINTVL field in the USB General Mode Register (Address: 1000\_1000H).

#### **Figure 6-30. Allowable Skew for SOF**



SOFINTVL field is set to 18H (24 clocks) at default. This is 0.05 % of 48000 clocks (1 msec). The value of SOFINTVL should be set before the first SOF packet comes.

# **6.9 Loopback Mode**

USB Controller features a built-in loopback function for test purposes.

To enable the loopback function, set the LE bit (Bit 1) of the USB General Mode Register to 1.

Once the loopback function has been activated, USB Controller gets the data from system memory and places it into the Tx FIFO. The data is returned by the EndPoint Controller. The returned data is written into the Rx FIFO, after it is returned to system memory.

Transmitting and receiving should be performed using the normal settings. The Tx and Rx indications are issued as normal.

The internal data flow is as shown below.



## **Figure 6-31. Data Flow in Loopback Mode**

As shown in the figure, in loopback mode data reception from the USB and data transmission to the USB are not performed. All data is returned by the EndPoint Controller.

Following table indicates the Endpoint which is used to transmit data and the Endpoint at which the data will be received.



# **6.10 Example of Connection**

USB Controller is connected to the µPD98502 internal USB I/O buffer as shown in the following **Figure 6-32**.



**Figure 6-32. Example of Connection**

When designing a PCB, it is necessary to connect a 1.5 kΩ pull-up resistor between the D+ pin and the 3.3 V power supply to indicate the presence of a full-speed device.

To avoid current floating on the integrated USB Buffer it is recommended to place a 51 kΩ pull-down resistor between the D- pin and the GND.

The circuit must be designed such that the  $\mu$ PD98502 power supply is turned on and off together with the external 3.3 V power supply. If the µPD98502 power supply is off, but the external 3.3 V power supply is on, the USB HUB connected to the  $\mu$ PD98502 will assume that a new device has been connected but, because the  $\mu$ PD98502 power is off, no response can be returned.

For details of the electrical specifications of the USB, refer to USB Specification 1.1.

# **CHAPTER 7 PCI CONTROLLER**

# **7.1 Overview**

The PCI Controller supports both NIC mode and Host mode. With the NIC mode, the PCI Controller does not issue configuration cycle and the arbitration function is not enabled. With the Host mode, the PCI Controller can issue configuration cycle and the arbitration function is enabled. Futures of the PCI Controller are as follows.

- 32-bit PCI Interface
- 33-MHz PCI frequency capable
- Compliant to PCI Local Bus Specification Rev.2.2
- Compliant to PCI bus Power Management Interface Rev.1.1
- Supports up to 16-word burst access
- Supports posted write function
- Supports Delayed/Non Delayed read/write cycle
- Implements PCI bus arbiter that supports up to 4 external PCI-master devices at Host-mode





**-** Data Flow

.............. Control

# **7.2 Bus Bridge Functions**

## **7.2.1 Internal bus to PCI transaction**

## **7.2.1.1 Window size**

The PCI Controller can have a 2-MB length access window in internal memory space. The VR4120A can access external PCI devices through the access window. The access window can be positioned in the memory range from 1020\_0000H to 103F\_FFFFH. The base address of the PCI address space is defined by setting of P\_PLBA Register.

# **7.2.1.2 PCI master**

The PCI Controller can issue memory commands only. I/O commands, interrupt-acknowledge command, and special-cycle command are not supported. The PCI Controller can generates Configuration-Cycle in Host-mode.

In the case that Cache-Line-Size register is valid (which means Cache-Line-Size is 4 or 8 or 16 or 32), the PCI Controller uses 3 kinds of PCI-memory commands for read transactions in accordance with the recommendation in PCI Specification.

Memory Read: The case of reading a single 32 bit-word. Memory Read Line: The case of reading more than a 32 bit-word up to the next cache-line boundary. Memory Read Multiple: The case of reading a block that crosses a cache-line boundary of data.

When Cache-Line-Size register is not valid, the PCI Controller always issues Memory Read Command.

The PCI Controller uses Memory-Write-and-Invalidate commands for write transaction, when all the conditions as below are satisfied.

- The number of transfer words is just the multiple as the size of cache line.
- "Memory-Write-and-Invalidate" bit in configuration register is set to '1'.
- The start address of the write transaction is at a cache boundary.

### **7.2.1.3 Write issue from internal bus to PCI**

### **(1) Posted write transaction**

If IPWRD bit in P\_BCNT register is '0', the PCI Controller uses "Posted Write Transaction" rule for write transactions from the internal bus-side to PCI-side. The rule is as follows;

- <1> An internal bus block**Note** connecting to the internal bus issues the write transaction to PCI target device.
- <2> The PCI Controller accepts this access and puts the data to be written into the internal FIFO. The transaction on internal bus is completed at this moment. Then, the PCI Controller will issues "retry" to all of later write access on internal bus to external PCI devices until the write transaction on PCI bus has been completed.
- <3> The PCI Controller issues the write transaction to PCI target device.
- <4> After the completion of the transaction, the PCI Controller can accepts the new write transaction on internal bus again.
- **Note** Internal bus block is a block connecting to the internal bus like USB controller. All of other internal bus devices than the PCI Controller can issue access cycle to external PCI devices. The VR4120A can also issue access cycles to the PCI devices through the system controller.

**Figure 7-2. Posted Write Transaction from Internal Bus to PCI**



The maximum burst size is 16 words. When more than 16 words write burst is issued on Internal bus, the PCI Controller issues "disconnect" at 16th word. In the case of a burst access across the address boundary, the PCI Controller issues "disconnect", too.

When the PCI Controller receives target abort/master abort on PCI bus after it accepts posted-write from Internal bus-side, it sets WRTAT/WRMAT bit of P\_IGSR register and RTABT/RMABT bit of P\_PGSR register, and issues an interrupt to PCI-Host and the VR4120A (if not masked). The data in the internal FIFO will be discarded. Then, the PCI Controller can accept the new write transaction on the internal bus.

#### **(2) Non posted write transaction**

If IPWRD bit in P\_BCNT register is '1', the PCI Controller uses "Non Posted Write Transaction" rule for write transactions from Internal bus-side to PCI-side. In this mode, burst transfers are disconnected at every single word. The rule is as follows;

- <1> An internal bus block**Note** connecting to the internal bus issues the write transaction to an external PCI target device. The PCI Controller latches the first word of the burst data. A wait time is inserted until the latched data is written to the PCI target device.
- <2> The PCI Controller issues the write transaction to the external PCI target device.
- <3> The PCI target device accepts the access.
- <4> After the PCI transaction is completed, the PCI Controller issues "disconnect" to the internal bus block that try to continue the write access as the burst transfer. The internal bus block should terminate the transaction as soon as possible.
- **Note** Internal bus feature is not described in this document. Internal bus has a similar feature to PCI bus. Then, internal bus supports "disconnect" function.





When the internal bus block wants to transfer more words, it should issue an additional write transaction.

If the PCI Controller receives target abort/master abort on PCI bus after it accepts non-posted-write from Internal bus-side, it sets WRTAT/WRMAT bit of P\_IGSR register and RTABT/RMABT bit of P\_PGSR register, and issues interrupts to an external PCI-Host device and the VR4120A (if not masked). The PCI Controller will discard the data to be written. Then, the PCI Controller can accept the new write transaction from Internal bus, again.

### **7.2.1.4 Read issue from internal bus to PCI**

### **(1) Delayed read transaction**

When IDRTD bit in P\_BCNT register is '0', the PCI Controller uses "Delayed Read Transaction" rule for read transactions from internal bus-side to PCI-side. The rule is as follows;

- <1> An internal bus block connecting to the internal bus issues the read transaction to an external PCI target device.
- <2> The PCI Controller responds to this access and issues "retry" to internal bus block. However, the PCI Controller latches the address and the command, and stores the access issued. Then, the PCI Controller issues "retry" to all the access until the transaction corresponding to the latched command on PCI bus has been completed.
- <3> The PCI Controller issues the read transaction to PCI target device.
- <4> The PCI target device accepts the access. The read data from the PCI target device is stored in the internal FIFO.
- <5> The PCI Controller waits that the same access with that is issued comes on the internal bus. The PCI Controller issues "retry" to other accesses.
- <6> When the same access comes, which means the access with the same address and the same command, the PCI Controller accepts this access and returns the data from the internal FIFO.

**Figure 7-4. Delayed Read Transaction from Internal Bus to PCI**



The maximum burst size is 16 words so that when more than 16 words read burst is issued on Internal bus, the PCI Controller issues "disconnect" at 16th word. In the case of a burst access across the address boundary, it issues "disconnect", too.

When the same read access that has been issued does not come within 2<sup>15</sup> clocks, the PCI Controller discards the data in the internal FIFO, sets PFDSC bit of P\_PGSR register and reports to PCI-Host by interrupt (if not masked). Then, the PCI Controller can accept the new read transaction from Internal bus, again.

When the PCI Controller receives target abort/master abort on PCI bus after it has accepted delayed-read from PCI-side, it sets RTABT/RMABT bit of P\_IGSR register and RDTAT/RDMAT bit of P\_PGSR register, and reports by interrupts to an external PCI-Host device and the VR4120A (if not masked). Then, the PCI Controller returns all "0" words to internal bus block.

#### **(2) Non delayed read transaction**

When IDRTD bit in P\_BCNT register is '1', the PCI Controller uses "Non Delayed Read Transaction" rule for read transactions from Internal bus-side to PCI-side. In this mode, burst transfers are disconnected at every single word. The rule is as follows;

- <1> An internal bus block connecting to the internal bus issues the read transaction to an external PCI target device.
- <2> The PCI Controller inserts waits before the first data transfer on the internal bus.
- <3> The PCI Controller issues the read transaction to the external PCI target device.
- <4> The PCI target device accepts this access.
- <5> The PCI Controller returns the read 1-word data to internal bus block. At the same time, the PCI Controller issues "disconnect" to internal bus block when the block tries to continue the burst read transaction. The internal bus block must terminate the transaction as soon as possible.





When the PCI Controller receives target abort/master abort on PCI bus after it has accepted non-delayed-read from an external PCI device, it sets RTABT/RMABT bit of P\_IGSR register and RDTAT/RDMAT bit of P\_PGSR register, and issues interrupts to an external PCI-Host device and the VR4120A (if not masked). Then, the PCI Controller returns all "0" word to internal bus block and issues "disconnect" when the internal bus block issues the burst transfer.

# **7.2.2 PCI to internal bus transaction**

## **7.2.2.1 Window size**

The PCI Controller supports a 2-MB address space as the access window from PCI-side to Internal bus-side in PCI memory space. The base address for the window is written to Window Memory Base Address register in configuration space by an external PCI-Host device in NIC mode. In Host-mode, the VR4120A has to write the base address to this register.

The internal registers of the PCI Controller cannot be read/written through this window even when it includes the address area of the PCI Controller. The base address for registers, which is written in Register Memory Base Address register in configuration space, has to be used in order to read/write to the internal registers of the PCI Controller.

When the issued burst transfer goes over the boundary of the address space, the PCI Controller issues "disconnect" at the boundary.

## **7.2.2.2 Access type**

## **(1) PCI target**

The acceptable PCI commands for the PCI Controller are as follows.



## **(2) Internal bus**

When ICMDS bit in P\_BCNT register is '0', the PCI Controller uses I/O command on Internal bus. In the case that ICMDS bit is '1', the PCI Controller uses memory command on Internal bus.

#### **7.2.2.3 Write issue from PCI to Internal bus**

### **(1) Posted write transaction**

If PPWRD bit in P\_BCNT register is '0', the PCI Controller uses "Posted Write Transaction" rule for write transactions from Internal bus-side to PCI-side. The rule is as follows;

- <1> A PCI master device issues the write transaction to an internal bus target block.
- <2> The PCI Controller accepts this access and stores the write data into the internal FIFO. The transaction on PCI bus is completed at this moment. Then, the PCI Controller issues "retry" for all of write access to all PCI write transaction to the PCI Controller until the transaction on internal bus has been completed.
- <3> The PCI Controller issues the write transaction to the internal bus target block
- <4> The internal bus target block accepts this access and the PCI Controller completes the write transaction to it. After the completion of the transaction, the PCI Controller can accepts the new write access on PCI bus again.



**Figure 7-6. Posted Write Transaction from PCI to Internal bus**

The maximum burst size is 16 words, and when more than 16 words write burst is issued on PCI bus, the PCI Controller accepts it and issues "disconnect" at 16th word. When the PCI Controller encounters the address boundary, it issues "disconnect", too.

When the PCI Controller receives Bus Error on Internal bus after it has accepted posted-write from PCI-side, the PCI Controller sets IWBER bit of P\_IGSR register and PWBER bit of P\_PGSR register, and reports by interrupts to PCI-Host and the VR4120A (if not masked). The data in the internal FIFO will be discarded.

## **(2) Non posted write transaction**

When PPWRD bit in P\_BCNT register is '1', the PCI Controller uses "Non Posted Write Transaction" rule for write transactions from Internal bus-side to PCI-side. In this mode, burst transfers are disconnected at every single word. The rule is as follows;

- <1> PCI master device issues the write transaction to an internal bus target block.
- <2> The PCI Controller responds to this access by asserting DEVSEL\_B and latches the first word of the burst data. However, the PCI Controller does not assert TRDY\_B at this moment.
- <3> The PCI Controller issues the write transaction to the internal bus target block.
- <4> The internal bus target block accepts this access and the PCI Controller writes the first word which is latched to it.
- <5> The PCI Controller asserts TRDY\_B in order to indicate that first data phase is completed. Then, the PCI Controller issues "disconnect" to PCI master device when it issues the burst transfer. PCI master device should terminates the transaction as soon as possible.

**Figure 7-7. Non Posted Write Transaction from PCI to Internal bus**



When the PCI Controller receives Bus Error on Internal bus, it completes the first data phase by asserting TRDY\_B and issues "disconnect" to PCI master device if it issues the burst transfer. Then, the PCI Controller sets IWBER bit of P\_IGSR register and PWBER bit of P\_PGSR register and issues interrupts to an external PCI-Host device and the VR4120A (if not masked). The data in the internal FIFO will be discarded.

#### **7.2.2.4 Read issue from PCI to internal bus**

#### **(1) Delayed read transaction**

When PDRTD bit in P\_BCNT register is '0', the PCI Controller uses "Delayed Read Transaction" rule for read transactions from Internal bus-side to PCI-side. The rule is as follows;

- <1> A PCI master device issues the read transaction to an internal bus target block.
- <2> The PCI Controller responds to this access and issues "retry" to PCI master device. However, the PCI Controller latches the address and the command, and remembers the access issued. Then, the PCI Controller issues "retry" to all read access until the transaction on internal bus has been completed.
- <3> The PCI Controller issues the read transaction to internal bus target block
- <4> The internal bus target block accepts this access and the PCI Controller reads data into the internal FIFO from the internal bus target block.
- <5> The PCI Controller waits that the same access that is issued comes on PCI bus. To other accesses, the PCI Controller issues "retry".
- <6> When the same access comes, which means the access with the same address and the same command, the PCI Controller accepts this access and returns the data in the internal FIFO.

**Figure 7-8. Delayed Read Transaction from PCI to Internal bus**



As the issued burst size cannot be known until the transaction is completed, the PCI Controller decides the prefetched word size based on the issued PCI command when Cache-Line-Size is valid. When Memory-Read command is used, the prefetched word size is 1 word. When Memory-Read-Line command, the size is same as Cache-Line-Size, when Memory-Read-Multiple command, the prefetched size is 16 words. When Cache-Line-Size is not valid, the prefetched size is always 16 words. When the PCI master device issues more words, the PCI Controller terminates the transaction by "disconnect" after it returns the prefetched data to PCI master device. When the PCI Controller encounters the address boundary, it issues "disconnect", too.

If the same access with that has been issued does not come within 2<sup>15</sup> clocks, the PCI Controller discards the data in the internal FIFO, sets IFDSC bit of P\_IGSR register and issues an interrupt to the VR4120A by (if not masked).

When the PCI Controller receives Bus Error on internal bus after it accepts delayed-read from PCI-side, it sets IRBER bit of P\_IGSR register and PRBER bit of P\_PGSR register, and issues interrupts to an external PCI-Host device and the VR4120A (if not masked). Then, the PCI Controller issues "target abort" responding to the access from PCI Master Device.

## **(2) Non delayed read transaction**

When PDRTD bit in P\_BCNT register is '1', the PCI Controller uses "Non Delayed Read Transaction" rule for read transactions from Internal bus-side to PCI-side. In this mode, burst transfers are disconnected at every single word. The rule is as follows;

- <1> PCI master device issues the read transaction to internal bus target block.
- <2> The PCI Controller responds to this access by asserting DEVSEL\_B, but the PCI Controller does not assert TRDY\_B at this moment.
- <3> The PCI Controller issues the read transaction to internal bus target block
- <4> The internal bus target block accepts this access and the PCI Controller read a word from it.
- <5> The PCI Controller asserts TRDY\_B and return the 1-word data to PCI master device. Then, the PCI Controller issues "disconnect" to PCI master device when it issues the burst transfer. The PCI master device must terminates the transaction as soon as possible.





When the PCI Controller receives Bus Error on internal bus after it accepts delayed-read from PCI-side, it sets IRBER bit of P\_IGSR register and PRBER bit of P\_PGSR register, and reports by interrupts to an external PCI-Host device and the VR4120A (if not masked). Then, the PCI Controller returns all "0" word to PCI master device and issues "disconnect" when PCI master device issues the burst transfer.

### **7.2.3 Abnormal Termination**

#### **7.2.3.1 On PCI bus**

## **(1) Detecting parity error**

When the access to the PCI Controller is issued on PCI bus and the PCI Controller detects the address parity error as a target, the PCI Controller issues a target abort to terminate the access. At the same time, the PCI Controller sets "Detected Parity Error" bit in configuration register, PPERR bit in P\_IGSR register and DPERR bit in P\_PGSR register, and issues interrupts to an external PCI-Host device and the VR4120A (if not masked). When "Parity Error Response" bit and "SERR# Enable" bit are set to "1", the PCI Controller asserts SERR\_B signal and set "signaled SERR\_B" bit in configuration register (please note that in this case this wrong Address data is passed through the IBUS).

When the access to the PCI Controller is issued on PCI bus and the PCI Controller detects the data parity error as target, the PCI Controller sets following bits; "Detected Parity Error" bit in configuration register, PPERR bit in P\_IGSR register and DPERR bit in P\_PGSR register. In addition, the PCI Controller issues interrupts to an external PCI-Host device and the VR4120A (if not masked) too. However, the PCI Controller does not terminate the current transfer, and continues it.

When the PCI Controller issues the access on PCI bus and the PCI Controller detects the data parity error as master, the PCI Controller sets following bits; "Detected Parity Error" bit in configuration register, PPERR bit in P\_IGSR register and DPERR bit in P\_PGSR register. In addition, the PCI Controller issues interrupts to an external PCI-Host device and the VR4120A (if not masked). When "Parity Error Response" bit in configuration register is set, the PCI Controller asserts PERR# signal and set "Master Data Parity Error" bit in configuration register. However, the PCI Controller does not terminate the current transfer, and continues it.

#### **(2) Received master abort as PCI-master**

When the PCI Controller receives master abort on PCI bus as master, the PCI Controller sets "Received Master Abort" bit in configuration register, RMABT bit in P\_PGSR register. In addition, the PCI Controller sets RDMAT bit in P\_IGSR register when read transaction, or sets WRMAT bit in P\_IGSR register when write transaction. Then the PCI Controller issues interrupts to an external PCI-Host device and the VR4120A (if not masked). The PCI Controller stops the access, and returns to the state in which the PCI Controller can accept a new access.

### **(3) Received target abort as PCI-master**

When the PCI Controller receives target abort on PCI bus as master, the PCI Controller sets "Received Target Abort" bit in configuration register and RTABT bit in P\_PGSR register. In addition, the PCI Controller sets RDTAT bit in P\_IGSR register when read transaction, or sets WRTAT bit in P\_IGSR register when write transaction. Then the PCI Controller issues interrupts to an external PCI-Host device and the VR4120A (if not masked). The PCI Controller stops the access, and returns to the state in which the PCI Controller can accept a new access.

### **(4) Received target disconnect as PCI-master**

When the PCI Controller receives target disconnect on PCI bus as master, the PCI Controller terminates the current access and issues the access to the same target again in order to transfer remains of data.

#### **(5) Received target retry as PCI-master**

When the PCI Controller receives target retry on PCI bus as master, the PCI Controller terminates the current access and issues the access to the same target again in order to transfer data.

In the case that the value except for '0' is set to P\_RTMR register, the PCI Controller abandons the access when the number of target retry which the PCI Controller is received for the same access goes over the value in P\_RTMR register. This function is called as "Retry-Timer". Setting '0' to P\_RTMR register disables this function.

## **7.2.3.2 On Internal bus**

# **(1) Bus Error**

When the PCI Controller receives Bus Error on internal bus as master, the PCI Controller sets IRBER bit in P\_IGSR register and PRBER bit in P\_PGSR register in read transaction, or sets IWBER bit in P\_IGSR register and PWBER bit in P\_PGSR register in write transaction. Then, the PCI Controller issues interrupts to an external PCI-Host device and the VR4120A (if not masked). The PCI Controller stops the access, and returns to the state in which the PCI Controller can accept a new access.

## **7.2.4 Warning for Deadlocks**

The PCI Controller can use Non-Delayed Read rule and Non-Posted Write rule for each direction. In these rules, the PCI Controller does not release the bus until it completes the transaction on the other bus. Therefore, if the PCI Controller is set to use Non-Delayed Read rule and Non-Posted Write rule on each buses and transactions are issued from both buses at the same time, deadlock will occur. It is recommended that either Non-Delayed Read rule or Non-Posted Write rule is used at one side at least.

The PCI Controller can accept 1 transaction on each bus and for read and write respectively. Once the PCI Controller accepts a transaction, it issues "retry" for the same kind of the transactions. If the master that has the highest priority issues the access to the PCI Controller continuously on each bus, the PCI Controller can not completes the transactions, and deadlock will occur.

# **7.3 PCI Power Management Interface**

The PCI Controller has the mechanism for power management compliant to PCI Power Management Interface (PPMI) Rev.1.1 as a PCI-device. The PCI Controller does not control the power state of the chip, but issues signals of power transition from the VR4120A to an external PCI-Host device, or from the PCI-Host device to the VR4120A. The PCI-Host device and the VR4120A are responsible for the management of the power state.

The PCI Controller does not have the PCI bus control function for power management as a PCI-Host.

## **7.3.1 Power state**

The PCI Controller supports D0, D1, D3hot and D3cold as PPMI states. Power Management Events (PME) would be generated from D0, D1 and D3hot.

In PPMI Rev.1.1, D0 is defined as the maximum power state, D1 as the optional power management state, D3hot as the power management state in which clock is suspended, D3cold as the power management state in which clock is suspended and power is removed.

### **7.3.2 Power management event**

The PCI Controller supports Power Management Events (PME) from D0, D1 and D3hot. PME shows the event that issues the transition of the power state from device.

The PME is reported to an external PCI-Host device by asserting PME\_B. The PCI Controller can assert PME\_B. When a '1' is written to PMERQ bit in P\_PPCR register, the PCI Controller asserts PME\_B signal.

# **7.3.3 Power supply**

The PCI Controller does not need the auxiliary power supply (Vaux), because the PCI Controller does not support PME from D3cold.

The PCI Controller is designed on the assumption that there is no separated power supply, so that the transition to D3cold state, in which the power is removed, means the power for all parts of the chip removed.

The reset signals may be separated for each bus, but in case of the wake-up from D3cold state, which is defined to require the assertion of PCI-reset in PPMI Rev.1.1, all parts of the chip should be reset.

# **7.3.4 Power state transition**

# **7.3.4.1 Transition by issue from PCI-Host**

An example of the transition sequence is as follows:

- 1. When PCI-Host wants to change the power state of the chip, it writes the state code to Power State field in PMCSR register.
- 2. The PCI Controller resets PMRDY bit in P\_PPCR register to a '0'.
- 3. The PCI Controller sets PMRQX bit (PMRQ0, PMRQ1, and PMRQ3) in P\_PPCR register, and issues an interrupt to the VR4120A (if not masked).
- 4. The VR4120A clears the interrupt by reading PGSR register and knows the transition of power state is issued.
- 5. Then, the VR4120A knows which power state is issued by reading P\_PPCR register.
- 6. The VR4120A executes the operations for the system that the chip is used in, if needed.
- 7. When the VR4120A is ready for the transition, the VR4120A writes a '1' to PMRDY bit in P\_PPCR register.
- 8. An external PCI-Host device is able to know that the chip is ready by reading PMRDY bit. The PCI-Host device does not need to wait the completion of the preparation of the chip. Therefore, power and clock may be removed suddenly.





## **7.3.4.2 Transition by power management event**

The sequence is as follows:

- 1. When Power Management Event occurs, the VR4120A writes a '1' to PMERQ bit in P\_PPCR register.
- 2. The PCI Controller asserts PME\_B if PME\_En bit in PMCSR register is enabled.
- 3. An external PCI-Host device writes a '1' to PME\_Status bit in PMCSR register or writes a '0' to PME\_En bit in PMCSR register in order to clear PME\_B.
- 4. The PCI Controller deasserts PME\_B.

Hereafter, as same case of the transition is issued by PCI-Host.



# **Figure 7-11. The Sequence of the Transition by PME**

# **7.4 Functions in Host-mode**

The functions described in this section are available when PMODE is set to low.

# **7.4.1 Generating configuration cycle**

# **7.4.1.1 How to generate Configuration Cycle**

The PCI Controller can generates Configuration Cycle on PCI bus by accessing of the following two registers;

PCI Configuration Address Register (P\_PCAR)

PCI Configuration Data Register (P\_PCDR)

At first, the information like address to be accessed for Configuration Cycle has to be set to P\_PCAR register. Then, access to P\_PCDR register generates Configuration Cycle on PCI bus.

# **7.4.1.2 PCI Configuration Address Register (P\_PCAR)**

Setting a '1' to bit 31(Configuration Cycle Enable bit) enables generating Configuration Cycle. When this bit is set to a '0', access to P\_PCDR register does not generate Configuration Cycle. The data will be ignored when a write transaction is issued, and all "0" data will be returned when a read transaction is issued.

There are two types of Configuration Cycle, Type0 for PCI devices except for PCI bridges and Type1 for PCI bridges, in PCI specification. The PCI Controller can generate both types of Configuration Cycle.

When Type1 Configuration Cycle is generated, the content to be set to P\_PCAR register is as below;





The PCI Controller sends this information on AD [31:0] at the address phase of the cycle. The content to be set to P\_PCAR register for Type 0 configuration cycle is as below;





As the PCI Controller does not have separated IDSEL output signals, it set one bit of AD [31:16] to '1' and all other bits to '0' in address phase of Type0 transaction, so that the bit set to '1' can be used as the substitution for IDSEL. The details are described the following section.

#### **7.4.1.3 PCI Configuration Data Register (P\_PCDR)**

When bit31 in the PCAR register is set to '1', access to PCDR register generates Configuration Cycle.

Read access to P\_PCDR register generates Configuration Read Cycle on PCI bus. Write access to P\_PCDR register, also, generates Configuration Write Cycle on PCI bus.

# **7.4.1.4 IDSEL signals**

As mentioned above, in address phase of Type0 transaction, the PCI Controller set one bit in AD [31:16] to '1' and all other bit to '0'. The PCI Controller decodes the device number field in P\_PCAR register and selects the bit to be set as below;





The bits of AD [31:16] can be used as IDSEL signal. However, it maybe causes the violation for PCI electrical specifications if AD [31:16] signal lines are connected to IDSEL ports of each PCI devices directly on boards. Therefore, it will be desirable to insert resistors in the connections that these signal lines are connected to each PCI device's IDSEL port.

In this case, the delay may be caused before the time IDSEL input to PCI device becomes valid. The PCI Controller always uses 2clock-address-continuous-stepping, taking into consideration the influence of this delay.



**Figure 7-14. An Example How to Connect AD [31:16] Signal Line to IDSEL Port**





### **7.4.2 PCI bus arbiter**

The PCI Controller has an arbiter that supports 4 external PCI master devices. This arbiter is enabled only when in Host mode and PARBEN is set to high. When this internal arbiter is disabled, the PCI Controller asserts REQ\_B output signal to external arbiter in order to acquire PCI bus both in NIC and in Host mode.

When there are less than 4 PCI master devices on PCI bus and this arbiter is used, REQ\_B pins that are not used should be pull-up.

This internal arbiter has 2 modes for arbitration algorithm. These modes can be selected by PARBM bit in P\_HMCR register.

#### **7.4.2.1 Alternating mode**

PCI master devices except the PCI Controller are arbitrated as one group in this mode. Priority alternates The PCI Controller with the group of PCI master devices on the transaction by transaction. In the group of PCI master devices, priority rotates among them.

When all REQ\_B input signals to this arbiter go up to high, which means no device issues the acquisition of PCI bus, this arbiter gives the right of use of PCI bus to the PCI Controller in order to make the PCI Controller drive AD lines and CBE\_B lines as arbitration parking.





## **7.4.2.2 Rotating mode**

Priority rotates among all PCI master devices including the PCI Controller in this mode.

When all REQ\_B input signals to this arbiter go up to high, which means no device issues the acquisition of PCI bus, this arbiter gives the right of use of PCI bus to the device that had acquired PCI bus last as arbitration parking.





## **7.4.3 Reset output**

In Host mode, the PCI Controller asserts reset signal for PCI bus, when PRSTO bit in P\_HMCR register is set to a "1". In order to deassert the signal, the VR4120A should reset PRSTO bit to a "0".

# **7.4.4 Interrupt input**

The PCI Controller has an interrupt input port and the SERR\_B input port so as to receive interrupts and SERR\_B from PCI-devices.

If any of PCI interrupts is asserted, PINTR bit in P\_IGSR register is set and the PCI Controller issues an interrupt to the VR4120A (if not masked). The PCI Controller handles the interrupt input port in "level sensitive" way.

If SERR\_B comes, PSERI bit in P\_IGSR register is set and the PCI Controller issues an interrupt to the VR4120A (if not masked). The PCI Controller handles SERR\_B input in "edge sensitive" way.

The PCI Controller has only 1 port for interrupt input and SERR\_B input each, so the interrupt or SERR\_B from PCI devices should be combined, in wire-ORed way for example, on the board.

# **7.5 Registers**

# **7.5.1 Register map**



**Remarks 1.** In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

- "- " means "not accessible".
- **2.** All internal registers are 32-bit word-aligned registers.
- **3.** The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- **4.** Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- **5.** Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- **6.** In the "Access" filed,
	- "W" means that word access is valid,
	- "H" means that half word access is valid,
	- "B" means that byte access is valid.
- **7.** Write access to the read-only register cause no error, but the write data is lost.
- **8.** The CPU can access all internal registers, but IBUS master device cannot access them.

# **7.5.2 P\_PLBA (PCI Lower Base Address Register)**

When the PCI Controller issues 32-bit PCI address, this register contains PCI base address. When the access from Internal bus-side to PCI-side comes, the PCI Controller replaces the upper 10 bits of the address on internal bus with the upper 10 bits of this register, and issues as the address on PCI bus.



## **7.5.3 P\_IBBA (Internal Bus Base Address Register)**

This register contains internal bus base address. When the access from PCI-side to internal bus-side comes, the PCI Controller replaces the upper 10-bits of the address on PCI with the upper 10-bits of this register, and issues as the address on internal bus.



## **7.5.4 P\_VERR (Version Register)**

This register contains the version number of the PCI Controller. The upper 16 bits indicate the major version, and the lower 16 bits indicate the minor version.



# **7.5.5 P\_PCAR (PCI Configuration Address Register)**

PCAR register is used to set the information for Configuration Cycle. How to generate Configuration Cycle is described in **7.4.1 Generating configuration cycle**.

The PCI Controller can executes Configuration Cycle only in Host-mode.



# **7.5.6 P\_PCDR (PCI Configuration Data Register)**

PCDR register is used to read/write configuration data during Configuration Cycle. How to generate Configuration Cycle is described in **7.4.1 Generating configuration cycle**.

The PCI Controller can executes Configuration Cycle only in Host-mode.



# **7.5.7 P\_IGSR (Internal Bus-side General Status Register)**

IGSR register shows the interrupt status of the PCI Controller to the VR4120A. When an event that triggers interruption occurs, the PCI Controller sets a bit in this register corresponds to the event. When the corresponding bit in IIMR is set, the PCI Controller asserts an internal interrupt signal to the VR4120A. Reading this register clears all of bits in the register.



Preliminary User's Manual S15543EJ1V0UM **393**

# **7.5.8 P\_IIMR (Internal Bus Interrupt Mask Register)**

IIMR register masks the interruption for each corresponding event. A mask bit, which locates in the same bit position to a corresponding bit in IGSR, controls interruption triggered by the event. When a bit of this register is reset to '0', the corresponding bit of the IGSR is masked. If it is set to '1', the corresponding bit is unmasked. When the mask bit is reset and the bit in IGSR is set, the PCI Controller sets the interrupt signal to the VR4120A.



# **7.5.9 P\_PGSR (PCI-side General Status Register)**

PGSR register shows the interrupt status of the PCI Controller to PCI-side (which means PCI-Host). When an event that triggers interruption occurs, the PCI Controller sets a bit in PGSR corresponds to the type of incident. If the interruption is not masked, the PCI Controller interrupts to PCI-Host using the interrupt signal.

Reading this register from PCI-side clears all of bits in the register.



Preliminary User's Manual S15543EJ1V0UM **395**

# **7.5.10 P\_IIMR (Internal Bus Interrupt Mask Register)**

IIMR register masks the interruption for each corresponding event. A mask bit, which locates in the same bit position to a corresponding bit in IGSR, controls interruption triggered by the event. When a bit of this register is reset to '0', the corresponding bit of the IGSR is masked. If it is set to '1', the corresponding bit is unmasked. When the mask bit is reset and the bit in IGSR is set, the PCI Controller sets the interrupt signal to the VR4120A.


### **7.5.11 P\_PIMR (PCI Interrupt Mask Register)**

PIMR register masks interruptions. A mask bit, which locates in the same bit position to a corresponding bit in PGSR, can mask the interruption. When a bit of this register is reset to '0', the corresponding bit of the PGSR is masked. When it is set to '1', the corresponding bit is unmasked. When the mask bit is reset and the bit in PGSR is set, the PCI Controller sets the interrupt signal to PCI-Host.



# **7.5.12 P\_HMCR (Host Mode Control Register)**

This register is used to control the PCI-Host functions.



#### **7.5.13 P\_PCDR (Power Consumption Data Register)**

This register is used to indicate the power consumption data for each power state.

The VR4120A should be set the value to this register as initialization. The unit of data is "0.01Watts".



### **7.5.14 P\_PDDR (Power Dissipation Data Register)**

This register is used to indicate the power dissipation data for each power state.

The VR4120A should be set the values to this register as initialization. The unit of data is "0.01Watts".



# **7.5.15 P\_BCNT (Bridge Control Register)**

This register is used to control the PCI-internal bus bridge function.



# **7.5.16 P\_PPCR (PCI Power Control Register)**

This register is used to control the power state for PPMI. See **7.6 Information for Software** for further details.



# **7.5.17 P\_SWRR (Software Reset Register)**

This register is used for Software Reset and can be written only from PCI-side. Writing any value to this register causes the Software Reset. When this register is written, the SRREQ bit in P\_IGSR register will be set and an internal interrupt will be asserted to the VR4120A. The VR4120A is responsible to execute reset-operations (for example, asserting warm-reset to all blocks).



# **7.5.18 P\_RTMR (Retry Timer Register)**

This register is used to set the limitation of the number of retry repetition. '0' disables this function. See **7.2.3.1 (5) Received target retry as PCI-master** for further details.



# **7.5.19 P\_CONFIG (PCI Configuration Registers)**

#### **7.5.19.1 PCI configuration register map**



**Note** The view from PCI side address is assigned by "Register Memory Base Address Register".



Configuration registers can be read/written from the VR4120A. Configuration registers starts from 1000\_4100H of offset address in the internal registers.

# **7.5.19.2 Vendor ID register**

This register identifies the manufacturer of the device. The identifier for NEC is '1033H".



# **7.5.19.3 Device ID register**

This register identifies the particular device. The manufacturer of the device allocates this identifier.



# **7.5.19.4 Command register**

This register provides coarse control over a device's ability to generate and respond to PCI cycles. This register is valid in Host-mode. The VR4120A should set the register.



# **7.5.19.5 Status register**

This register is used to show PCI bus related events status. These bits are set when events related to the status on PCI bus and reset to '0' by writing '1'.

In Host-mode, any bit in this register is not set even if corresponding events occur.



### **7.5.19.6 Revision ID register**

This register specifies a device specific revision identifier.



#### **7.5.19.7 Class code register**

This register is used to identify the generic function of the device.



**Note** When class code register in the configuration space is read, the wrong value "000302H" (related VGA) is returned although "020300H" (ATM controller) should be returned as the class code of the  $\mu$ PD98502. Please change code on the Host driver side.

#### **7.5.19.8 Cache line size register**

This register specifies the system cache-line size in units of words (32-bit length). The value in this register is also used to determine whether to use Memory Read, Memory Read Line, Memory Read Multiple, Memory Write and Invalidate commands for accessing memory.



# **7.5.19.9 Latency timer register**

This register specifies the value of the Latency Timer in units of PCI bus clocks. The bottom three bits are hardwired to "0"s, so that a timer granularity is eight-clocks.



# **7.5.19.10 Header type register**

This register identifies the layout of the second part of the predefined header and also whether or not the device contains multiple functions.



# **7.5.19.11 Window memory base address register**

This register specifies the base address of the PCI Memory space for the access window.



### **7.5.19.12 Register memory base address register**

This register specifies the base address of the PCI Memory space for the registers.



# **7.5.19.13 Subsystem vendor ID register**

This register is used to uniquely identify the manufacturer of the expansion board or subsystem where the PCI device resides.



# **7.5.19.14 Subsystem ID register**

This register is used to uniquely identify the expansion board or subsystem where the PCI device resides.



# **7.5.19.15 Cap\_Ptr register**

This register is used to show a linked list of new capabilities implemented by The PCI Controller. The PCI Controller has PPMI function as a new capability. Its data structure starts from '40H' in the configuration register.



#### **7.5.19.16 Interrupt line register**

The Interrupt Line register is used to communicate interrupt line routing information.



# **7.5.19.17 Interrupt pin register**

This register tells which interrupt pin the PCI Controller uses.



# **7.5.19.18 Min\_Gnt register**

This register specifies how long a burst period the PCI Controller needs assuming a clock rate of 33MHz.



# **7.5.19.19 Max\_Lat register**

This register specifies how often the device needs to get the PCI bus usage.



# **7.5.19.20 Cap\_ID register**

This register indicates what kind of data structure of the capability is pointed to. The value '01H' means that the data structure is for the PCI Power Management.



#### **7.5.19.21 Next\_Item\_Ptr register**

This register points the next item in the capabilities list. NULL means that this item is the last one in the list.



### **7.5.19.22 PMC register**

The Power Management Capabilities register provides information on the capabilities of the function related to power management.



# **7.5.19.23 PMCSR register**

This register is used to manage the PCI function's power management state as well as to enable/monitor PME.



# **7.5.19.24 PMData register**

The PMData register is used to report the power consumed and the heat dissipation for each power state. The Data to be reported is selected by Data\_Select field.



#### **7.6 Information for Software**

#### **7.6.1 NIC mode**

#### **7.6.1.1 Initialization**

#### **(1) Initialization by the VR4120A**

The PCI Controller issues "retry" to all accesses from PCI-side until INITD bit in P\_BCNT register is set to '1'. Therefore, Initialization of the chip should be done before INITD bit is set to '1'.

The following sequence shows an example of initialization procedures required for the VR4120A.

- Sets Subsystem Vendor ID register, Subsystem ID register, Min\_Gnt register and Max\_Lat register in configuration space, if needed
- Sets '1' to "PME Clock" bit in PMC register, if PCI-clock does not be required to generate PME
- Sets base addresses to P\_PLBA register and P\_IBBA register
- Enables mask bits in P\_IIMR register, if needed
- Sets data about power to P\_PWCD register and P\_PWDD register
- Sets commands the PCI Controller uses on Internal bus, I/O or memory, by ICMDS bit in P\_BCNT register
- Selects modes for data transfers by PDRTD bit, PPWRD bit, IDRTD bit, IPWRD bit in P\_BCNT register.
- Sets '00' to PowerState field in PMCSR register in order to indicate that chip can be run.
- Sets a '1' to PMRDY bit in P\_PPCR register to indicate that the issue for the transition of power state is acceptable.
- Sets a '1' to INITD bit in P\_BCNT register in order to indicate that the Initialization of the PCI Controller has been completed.

#### **(2) Initialization by PCI-Host**

After the time INITD bit is set, the PCI Controller can accepts the access from PCI-side. An external PCI-Host device is responsible to configure the configuration register of the PCI Controller so that the PCI Controller can run as PCI-device.

The following sequence shows an example of initialization procedures required for external PCI-Host device.

- Sets a '1' to "Memory Access Enable" bit in command register
- Sets a '1' to "Bus Master Enable" bit in command register, if the chip executes transaction as PCI-master
- Sets a '1' to "Memory Write and Invalidate Enable" bit in command register, if needed
- Sets a '1' to "Parity Error Response" bit in command register, if needed
- Sets a '1' to "System Error Response " bit in command register, if needed
- Sets the cache line size of system to "Cache Line Size" register
- Sets "Latency Timer" register, if needed
- Sets base addresses to "Window Base Memory Address" register and "Register Base Memory Address" register

Preliminary User's Manual S15543EJ1V0UM **411**

- Sets a '1' to PME\_En bit in PMCSR register, if needed

Then, the PCI-Host device initializes internal registers.

- Sets the value of base address in P\_IBBA register, if needed
- Enables mask bits in P\_PIMR register, if needed
- Sets Retry Timer register, if needed

#### **(3) Error**

In the case that Error described in **7.2.3 Abnormal Termination** occurs, the PCI Controller sets bits in Status register of configuration space, P\_IGSR register and P\_PGSR register, and issues interrupts to the VR4120A and an external PCI-Host device (if not masked). The VR4120A and the external PCI-Host device are responsible for how to handle these error statuses. The PCI Controller would stop the current transaction, and returns to the state in which the PCI Controller can accept new accesses.

#### **(4) Software Reset**

When PCI-Host writes to P\_SWRR register for Software Reset, the PCI Controller sets SRREQ bit in P\_IGSR register and reports to the VR4120A by interrupt (if not masked). But the PCI Controller does not reset itself by this sequence.

The VR4120A should assert warm-reset signals or cold-reset signals for each blocks inside chip, if it wants to reset the chip.

#### **(5) Transition of Power State**

When PCI-Host writes to PowerState field in PMCSR register to change the power state of the chip, the PCI Controller resets PMRDY bit in P\_PPCR register, sets PPREQ bit in P\_IGSR register and reports to the VR4120A by interrupt (if not masked). What transition is required is indicated by PMRQ0 bit, PMRQ1 bit and PMRQ3 bit in PMCSR register.

However, the PCI Controller does not change the power state of the chip. The VR4120A should be responsible for the transition of the power state.

If the VR4120A wants the transition of power state, it can generate PME\_B by writing '1' to PMERQ bit in P\_PPCR register.

#### **7.6.2 Host mode**

In Host mode, the host on PCI bus is the PCI Controller itself. This means that the VR4120A is responsible for initialization.

#### **7.6.2.1 Initialization**

In Host mode, the host on PCI bus is the PCI Controller itself. This means that the VR4120A is responsible for initialization.

The PCI Controller issues "retry" to all accesses from PCI-side until INITD bit in P\_BCNT register is set to '1'.

- The following sequence shows an example of configuration register initialization.
	- Sets Subsystem Vendor ID register, Subsystem ID register, Min\_Gnt register and Max\_Lat register in configuration space
	- Sets a '1' to "Memory Access Enable" bit in command register
- Sets a '1' to "Bus Master Enable" bit in command register, if the chip executes transaction as PCI-master
- Sets a '1' to "Memory Write and Invalidate Enable" bit in command register, if needed
- Sets a '1' to "Parity Error Response" bit in command register, if needed
- Sets a '1' to "System Error Response " bit in command register, if needed
- Sets a the cache line size of system to "Cache Line Size" register
- Sets a "Latency Timer" register, if needed
- Sets base addresses to "Window Base Memory Address" register and "Register Base Memory Address" register

Initialization for internal registers is as follows;

-Sets base addresses to P\_PLBA register and P\_IBBA register

-Enables mask bits in P\_IIMR register, if needed

- -Sets arbiter mode by PARBM bit in P\_HMCR register, if needed
- -Sets which command the PCI Controller uses on Internal bus, I/O or memory, by ICMDS bit in P\_BCNT register
- -Sets which the PCI Controller uses DAC on PCI bus or not, by DACEN bit in P\_BCNT register
- -Sets data transfer mode by PDRTD bit, PPWRD bit, IDRTD bit, IPWRD bit in P\_BCNT register.
- -Sets '00' to PowerState field in PMCSR register in order to indicate that chip can be run.
- -Sets a '1' to INITD bit in P\_BCNT register in order to indicate that the Initialization of the PCI Controller has been completed.

After the time INITD bit is set, the PCI Controller can accepts the access from PCI-side.

#### **(1) Error**

If Error described in **7.2.3 Abnormal Termination** occurs, the PCI Controller sets bits in Status register of configuration space, P\_IGSR register and P\_PGSR register, and issues interrupts to the VR4120A and an external PCI-Host device (if not masked). The VR4120A and PCI-Host are responsible for how to handle these error statuses. The PCI Controller would stop the current transaction, and returns to the state in which the PCI Controller can accept new accesses.

# **CHAPTER 8 UART**

# **8.1 Overview**

UART is a serial interface that conforms to the RS-232C communication standard and is equipped with two onechannel interfaces, one for transmission and one for reception. This unit is functionally compatible with the NS16550D.

# **8.2 UART Block Diagram**



**414** Preliminary User's Manual S15543EJ1V0UM

### **8.3 Registers**

This controller uses the NEC NA16550L Mega-Function as its internal UART. This UART is functionally identical to the National Semiconductor NS16550D. Refer to the NEC "User's Manual. Mega FunctionNA16550L" for more information and programming details.

### **8.3.1 Register map**



**Remarks 1.** In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

"- " means "not accessible".

- **2.** All internal registers are 32-bit word-aligned registers.
- **3.** The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- **4.** Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- **5.** Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- **6.** In the "Access" filed,

"W" means that word access is valid,

"H" means that half word access is valid,

"B" means that byte access is valid.

- **7.** Write access to the read-only register cause no error, but the write data is lost.
- **8.** The CPU can access all internal registers, but IBUS master device cannot access them.

#### **8.3.2 UARTRBR (UART Receiver data Buffer Register)**

This register holds receive data. It is only accessed when the Divisor Latch Access bit (DLAB) is cleared in the UARTLCR.



# **8.3.3 UARTTHR (UART Transmitter data Holding Register)**

This register holds transmit data. It is only accessed when the Divisor Latch Access bit (DLAB) is cleared in the UARTLCR.



#### **8.3.4 UARTIER (UART Interrupt Enable Register)**

This register is used to enable UART interrupts. It is only accessed when the Divisor Latch Access bit (DLAB) is set in the UARTLCR. The UARTIM (bit2 in Interrupt Mask Register "S\_IMR") is a global enable for interrupt sources enabled by this register.



# **8.3.5 UARTDLL (UART Divisor Latch LSB Register)**

This register is used to set the divisor (division rate) for the baud rate generator. The data in this register and the lower 8-bit data in UARTDLM register are together handled as 16-bit data.



# **8.3.6 UARTDLM (UART Divisor Latch MSB Register)**

This register is used to set the divisor (division rate) for the baud rate generator. The data in this register and the lower 8-bit data in UARTDLL register are together handled as 16-bit data.





# **Table 8-1. Correspondence between Baud Rates and Divisors**

**Remark** If UCSEL bit in the S\_GMR Register is set, The external UART clock "URCLK" is used as UART source clock.

If UCSEL bit is reset, 1/2 of CPU clock is used as UART source clock.

# **8.3.7 UARTIIR (UART Interrupt ID Register)**

This register indicates priority levels for interrupts and existence of pending interrupt. From highest to lowest priority, these interrupts are receive line status, receive data ready, character timeout, transmit holding register empty, and modem status. The content of UARTIIR [3] bit is valid only in FIFO mode, and it is always 0 in 16550 mode. UARTIIR [2] bit becomes 1 when UARTIIR [3] bit is set to 1.



# **8.3.8 UARTFCR (UART FIFO Control Register)**

This register is used to control the FIFOs: enable FIFO, clear FIFO, and set the receive FIFO trigger level.



# **8.3.9 UARTLCR (UART Line Control Register)**

This register is used to specify the format for asynchronous communication and exchange and to set the divisor latch access bit. Bit 6 is used to send the break status to the receive side's UART. When bit  $6 = 1$ , the serial output (URSDO) is forcibly set to the spacing (0) state. The setting of bit 5 becomes valid according to settings in bits 4 and 3.



# **8.3.10 UARTMCR (UART Modem Control Register)**

This register controls the state of external URDTR\_B and URRTS\_B modem-control signals and of the loop-back test.



# **8.3.11 UARTLSR (UART Line Status Register)**

This register reports the current state of the transmitter and receiver logic.



# **8.3.12 UARTMSR (UART Modem Status Register)**

This register reports the current state of and changes in various control signals.



# **8.3.13 UARTSCR (UART Scratch Register)**

This register contains a UART reset bit plus 8 bits of space for any software use.



#### **CHAPTER 9 TIMER**

#### **9.1 Overview**

There are two Timers. The timers are clocked at the system clock rate. All two timers are read/writeable by the CPU. Timers can be read by the CPU while they are counting. They can be automatically reloaded with the "Timer Set Count Register" value and restarted. Two timers issues interrupt to the CPU upon reaching their maximum value, the interrupts can be enabled/disabled.

The TM0IS and TM1IS fields in the Interrupt Status Register "S\_ISR" indicate the end of timer count, when set indicate there is a timer event that completed. All timers count down. The read-write registers "TM0CSR" or "TM1CSR" have different offset from the read register so write registers are not affected while a value is read from the read registers "TM0CCR"/"TM1CCR" which indicate a running count of the timer/counter at a given time. Once a value is loaded in the TM0CSR/TM1CSR, it stays there until Timer's interrupts are cleared in the Interrupt Status Register "S\_ISR". The original value can be reloaded in the counter to restart it from that count if Timer CH0/CH1 reload enable bit is set in the Timer Mode Register "TMMR". Interrupts are automatically cleared upon CPU reading the Interrupt Status Register of System Controller "S\_ISR".

#### **9.2 Block Diagram**



# **9.3 Registers**

# **9.3.1 Register map**



**Remarks 1.** In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

"- " means "not accessible".

- **2.** All internal registers are 32-bit word-aligned registers.
- **3.** The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- **4.** Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- **5.** Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- **6.** In the "Access" filed,

"W" means that word access is valid,

"H" means that half word access is valid,

"B" means that byte access is valid.

- **7.** Write access to the read-only register cause no error, but the write data is lost.
- **8.** The CPU can access all internal registers, but IBUS master device cannot access them.

# **9.3.2 TMMR (Timer Mode Register)**

The Timer Mode Register "TMMR" is a read-write and 32-bit word-aligned register. TMMR is used to control the timer. TMMR is initialized to 0 at reset and contains the following fields:



Download from Www.Somanuals.com. All Manuals Search And Download.

# **9.3.3 TM0CSR (Timer CH0 Count Set Register)**

The Timer CH0 Count Set Register "TM0CSR" is a read-write and 32-bit word-aligned register. CPU (VR4120A) loads a value in it and the counter starts counting down from the (TM0CSR –1) value. When it reaches 0000\_0000H, it generates an interrupt to the CPU via Interrupt Status Register "ISR" if the TM0IS in ISR is not masked by TM0IM in IMR. TM0CSR is initialized to 0 at reset and contains the following field:



### **9.3.4 TM1CSR (Timer CH1 Count Set Register)**

The Timer CH1 Count Set Register "TM1CSR" is a read-write and 32-bit word-aligned register. CPU (VR4120A) loads a value in it and the counter starts counting down from the (TM1CSR –1) value. When it reaches 0000\_0000H, it generates an interrupt to the CPU via Interrupt Status Register "ISR" if the TM1IS in ISR is not masked by TM1IM in IMR. TM1CSR is initialized to 0 at reset and contains the following field:



# **9.3.5 TM0CCR (Timer CH0 Current Count Register)**

The Timer CH0 Current Count Register "TM0CCR" is read-only and 32-bit word-aligned register. CPU (VR4120A) can read its value to get timer CH0 current count. TM0CSR is initialized to FFFF\_FFFFH at reset and contains the following field:



# **9.3.6 TM1CCR (Timer CH1 Current Count Register)**

The Timer CH1 Current Count Register "TM1CCR" is read-only and word aligned 32bit register. CPU (VR4120A) can read its value to get timer CH1 current count. TM1CCR is initialized to FFFF\_FFFFH at reset and contains the following fields:



#### **CHAPTER 10 MICRO WIRE**

#### **10.1 Overview**

This EEPROM interface is compatible with the Micro Wire serial interface. Connection to the "NM93C46" serial EEPROM, manufactured by National Semiconductor, is recommended.

Serial EEPROM memory area is accessed in-directly throghout Micro Wire-macro registers, that is ECCR and ERDR registers. To access the EEPROM, the VR4120A writes a command into the ECCR register of Micro Wiremacro. When Micro Wire-macro accepts the command, it executes the command via the EEPROM interface. To read EEPROM data, the VR4120A sets an address and READ command into the ECCR register. When the microwiremacro is reading data, the MSB bit of the ERDR register is set to 1. Once the microwire-macro finishes reading the data, it sets the MSB bit to 0 and stores the data in the EDAT field. After issuing the command, the VR4120A checks that the MSB bit of the ERDR register is set to 0, then obtains the data. To write data into or erase data from the EEPROM, the VR4120A must enable write and erase operations using the EWEN command in advance. When no EEPROM is connected, accessing these registers is meaningless.

This Micro Wire interface has also auto-load function. By this function, user can read 12-byte data of EEPROM (1H to 6H of half-word unit) throughout MACAR1 to MACAR3 registers without ECCR register's control. This auto-load function works one-time after system boot. In addition, it is necessary for auto-loading to obey initial data format for EEPROM (refer to under table).

During both auto-loading or loading by ECCR register, MSB bit of ERDR register is asserted to '1' for flag of busy state. At the end of EEPROM loading, MSB bit of ERDR register is de-asserted to '0', and then USER can read MACAR1 to MACAR3 registers or [15:0] field of ERDR register.

# **10.2 Operations**

# **10.2.1 Data read at the power up load**

After reset release, power up load processes starts.

In case of the value from EEPROM address 00H is:

1. A5A5H

System Controller sets the EEPROM data (address: 01H to 06H) in the internal registers (MACAR1, MACAR2, MACAR3).

2. NOT A5A5H

System Controller sets the fix data "0000\_0000H" in the internal registers (MACAR1, MACAR2, MACAR3).

<b>EEPROM Address</b>	Data	<b>Stored Register</b>
00H	A5A5H	
01H	MAC1 Address data[15:0]	MACAR1[15:0]
02H	MAC1 Address data[31:16]	MACAR1[31:16]
03H	MAC1 Address data[47:32]	MACAR2[15:0]
04H	MAC2 Address data[15:0]	MACAR2[31:16]
05H	MAC2 Address data[31:16]	MACAR3[15:0]
06H	MAC2 Address data[47:32]	MACAR3[31:16]

**Table 10-1. EEPROM Initial Data**

#### **10.2.2 Accessing to EEPROM**

Access to EEPROM starts by writing to the ECCR (EEPROM Command Control Register). Write command (3 bits) and address (6 bits) of EEPROM into lower 9 bits of ECCR.

There is a difference between write command and read command.

1. Write command

Write data into upper 16 bits of ECCR.

2. Read command

Data is loaded into lower 16bits of ERDR (EEPROM Read Data Register).

# **Table 10-2. EEPROM Command List**



# **10.3 Registers**

# **10.3.1 Register map**



# **10.3.2 ECCR (EEPROM Command Control Register)**



# **10.3.3 ERDR (EEPROM Read Data Register)**



# **10.3.4 MACAR1 (MAC Address Register 1)**



# **10.3.5 MACAR2 (MAC Address Register 2)**



# **10.3.6 MACAR3 (MAC Address Register 3)**



# **APPENDIX A MIPS III INSTRUCTION SET DETAILS**

This chapter provides a detailed description of the operation of each instruction in both 32- and 64-bit modes. The instructions are listed in alphabetical order.

# **A.1 Instruction Notation Conventions**

In this chapter, all variable subfields in an instruction format (such as rs, rt, immediate, etc.) are shown in lowercase names.

For the sake of clarity, we sometimes use an alias for a variable subfield in the formats of specific instructions. For example, we use base instead of rs in the format for load and store instructions. Such an alias is always lower case, since it refers to a variable subfield.

Figures with the actual bit encoding for all the mnemonics are located at the end of this chapter (**A.6 CPU Instruction Opcode Bit Encoding**), and the bit encoding also accompanies each instruction.

In the instruction descriptions that follow, the operation section describes the operation performed by each instruction using a high-level language notation. The VR4120A CPU can operate as either a 32- or 64-bit microprocessor and the operation for both modes is included with the instruction description.

Special symbols used in the notation are described in Table A-1.

# **Table A-1. CPU Instruction Operation Notations**


# **(1) Instruction notation examples**

The following examples illustrate the application of some of the instruction notation conventions:

#### **Example 1:**

GPR  $[rt] \leftarrow$  immediate  $\parallel 0^{16}$ 

Sixteen zero bits are concatenated with an immediate value (typically 16 bits), and the 32-bit string is assigned to general register  $rt$ .

#### **Example 2:**

 $(immediate15)<sup>16</sup>$  | immediate15...0

Bit 15 (the sign bit) of an immediate value is extended for 16-bit positions, and the result is concatenated with bits 15 through 0 of the immediate value to form a 32-bit sign extended value.

# **A.2 Load and Store Instructions**

In the VR4120A CPU implementation, the instruction immediately following a load may use the loaded contents of the register. In such cases, the hardware interlocks, requiring additional real cycles, so scheduling load delay slots is still desirable, although not required for functional code.

In the load and store descriptions, the functions listed in Table A-2 are used to summarize the handling of virtual addresses and physical memory.





As shown in Table A-3, the Access Type field indicates the size of the data item to be loaded or stored. Regardless of access type or byte-numbering order (endian), the address specifies the byte that has the smallest byte address in the addressed field. This is the rightmost byte in the VR4120A CPU since it supports the little-endian order only.

Access Type	Description
<b>DOUBLEWORD</b>	8 bytes (64 bits)
<b>SEPTIBYTE</b>	7 bytes (56 bits)
<b>SEXTIBYTE</b>	6 bytes (48 bits)
<b>QUINTIBYTE</b>	5 bytes (40 bits)
<b>WORD</b>	4 bytes (32 bits)
<b>TRIPLEBYTE</b>	3 bytes (24 bits)
<b>HALFWORD</b>	2 bytes (16 bits)
<b>BYTF</b>	1 byte (8 bits)

**Table A-3. Access Type Specifications for Loads/Stores**

The bytes within the addressed doubleword that are used can be determined directly from the access type and the three low-order bits of the address.

#### **A.3 Jump and Branch Instructions**

All jump and branch instructions have an architectural delay of exactly one instruction. That is, the instruction immediately following a jump or branch (that is, occupying the delay slot) is always executed while the target instruction is being fetched from storage. A delay slot may not itself be occupied by a jump or branch instruction; however, this error is not detected and the results of such an operation are undefined.

If an exception or interrupt prevents the completion of a legal instruction during a delay slot, the hardware sets the EPC register to point at the jump or branch instruction that precedes it. When the code is restarted, both the jump or branch instructions and the instruction in the delay slot are reexecuted.

Because jump and branch instructions may be restarted after exceptions or interrupts, they must be restartable. Therefore, when a jump or branch instruction stores a return link value, register  $r31$  (the register in which the link is stored) may not be used as a source register.

Since instructions must be word-aligned, a Jump Register or Jump and Link Register instruction must use a register which contains an address whose two low-order bits (low-order one bit in the 16-bit mode) are zero. If these low-order bits are not zero, an address exception will occur when the jump target instruction is subsequently fetched.

#### **A.4 System Control Coprocessor (CP0) Instructions**

There are some special limitations imposed on operations involving CP0 that is incorporated within the CPU. Although load and store instructions to transfer data to/from coprocessors and to move control to/from coprocessor instructions are generally permitted by the MIPS architecture, CP0 is given a somewhat protected status since it has responsibility for exception handling and memory management. Therefore, the move to/from coprocessor instructions are the only valid mechanism for writing to and reading from the CP0 registers.

Several CP0 instructions are defined to directly read, write, and probe TLB entries and to modify the operating modes in preparation for returning to User mode or interrupt-enabled states.

# **A.5 CPU Instruction**

This section describes the functions of CPU instructions in detail for both 32-bit address mode and 64-bit address mode.

The exception that may occur by executing each instruction is shown in the last of each instruction's description. For details of exceptions and their processes, see **Section 2.5 Exception Processing**.



ADD rd, rs, rt

#### **Description:**

The contents of general register rs and the contents of general register rt are added to form the result. The result is placed into general register rd. In 64-bit mode, the operands must be valid sign-extended, 32-bit values. An overflow exception occurs if the carries out of bits 30 and 31 differ (2's complement overflow). The destination register rd is not modified when an integer overflow exception occurs.

### **Operation:**

32 T: GPR  $[rd] \leftarrow GPR [rs] + GPR [rt]$ 64 T: temp  $\leftarrow$  GPR [rs] + GPR [rt] GPR [rd]  $\leftarrow$  (temp $_{{}^{31}}$ ) $^{32}$  II temp $_{{}^{31}...0}$ 

# **Exceptions:**

Integer overflow exception



ADDI rt, rs, immediate

### **Description:**

The 16-bit immediate is sign-extended and added to the contents of general register rs to form the result. The result is placed into general register rt. In 64-bit mode, the operand must be valid sign-extended, 32-bit values. An overflow exception occurs if carries out of bits 30 and 31 differ (2's complement overflow). The destination register  $rt$  is not modified when an integer overflow exception occurs.

# **Operation:**

32 T: GPR [rt]  $\leftarrow$  GPR [rs] + (immediate 15)<sup>16</sup> II immediate 15...0 64 T: temp  $\leftarrow$  GPR [rs] + (immediate 15)<sup>48</sup> II immediate 15...0  $\mathsf{GPR}\:[\mathsf{rt}] \leftarrow \left(\mathsf{temp31}\right)^{32}$  II temp $\mathsf{31}...\mathsf{0}$ 

#### **Exceptions:**

Integer overflow exception



ADDIU rt, rs, immediate

#### **Description:**

The 16-bit *immediate* is sign-extended and added to the contents of general register rs to form the result. The result is placed into general register rt. No integer overflow exception occurs under any circumstances. In 64-bit mode, the operand must be valid sign-extended, 32-bit values.

The only difference between this instruction and the ADDI instruction is that ADDIU never causes an integer overflow exception.

#### **Operation:**

```
32 T: GPR [rt] \leftarrow GPR [rs] + (immediate _{15})<sup>16</sup> II immediate _{15...0}64 T: temp \leftarrow GPR [ rs] + (immediate _{15})<sup>48</sup> II immediate _{15...0}\mathsf{GPR}\:[\mathsf{rt}] \leftarrow (\mathsf{temp}_{31})^{32}\; \mathsf{l} \mathsf{l} \; \mathsf{temp}_{31\ldots 0}
```
# **Exceptions:**



ADDU rd, rs, rt

### **Description:**

The contents of general register  $rs$  and the contents of general register  $rt$  are added to form the result. The result is placed into general register rd. No integer overflow exception occurs under any circumstances. In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

The only difference between this instruction and the ADD instruction is that ADDU never causes an integer overflow exception.

# **Operation:**

32 T: GPR  $[rd] \leftarrow GPR [rs] + GPR [rt]$ 64 T: temp  $\leftarrow$  GPR [rs] + GPR [rt] GPR [rd]  $\leftarrow$  (tempз1) $^{32}$  II tempз1...о

# **Exceptions:**



AND rd, rs, rt

# **Description:**

The contents of general register  $rs$  are combined with the contents of general register  $rt$  in a bit-wise logical AND operation. The result is placed into general register rd.

# **Operation:**



# **Exceptions:**



ANDI rt, rs, immediate

#### **Description:**

The 16-bit immediate is zero-extended and combined with the contents of general register rs in a bit-wise logical AND operation. The result is placed into general register  $rt$ .

### **Operation:**

32 T: GPR  $[rt] \leftarrow 0^{16}$  II (immediate and GPR  $[rs]_{15\dots0}$ ) 64 T: GPR  $[rt] \leftarrow 0^{48}$  || (immediate and GPR  $[rs]_{15\dots0}$ )

# **Exceptions:**



BC0F offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. If contents of CP0's condition signal (CpCond), as sampled during the previous instruction, is false, then the program branches to the target address with a delay of one instruction. Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

#### **Operation:**

 $32$  T-1: condition  $\leftarrow$  not SR<sub>18</sub> T: target  $\leftarrow$  (offset<sub>15</sub>)<sup>14</sup> II offset II 0<sup>2</sup> T+1: if condition then  $PC \leftarrow PC + target$ endif 64 T-1: condition  $\leftarrow$  not SR<sub>18</sub> T: target  $\leftarrow$  (offset<sub>15</sub>)<sup>46</sup> II offset II 0<sup>2</sup> T+1: if condition then  $PC \leftarrow PC + target$ endif

#### **Exceptions:**

Coprocessor unusable exception

**Note** See the opcode table below, or **A.6 CPU Instruction Opcode Bit Encoding**.

#### **Opcode Table:**





BC0FL offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. If the contents of CP0's condition (CpCond) line, as sampled during the previous instruction, is false, the target address is branched to with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

# **Operation:**



### **Exceptions:**

Coprocessor unusable exception

**Note** See the opcode table below, or **A.6 CPU Instruction Opcode Bit Encoding**.

# **BC0FL Branch On Coprocessor 0 False Likely (2/2) BC0FL**





BC0T offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. If the contents of CP0's condition signal (CpCond) is true, then the program branches to the target address, with a delay of one instruction.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

# **Operation:**

32 T-1: condition ← SR18 T: target  $\leftarrow$  (offset15)<sup>14</sup> II offset II 0<sup>2</sup> T+1: if condition then  $PC \leftarrow PC + target$ endif 64 T-1: condition  $\leftarrow$  SR<sub>18</sub> T: target  $\leftarrow$  (offset15)<sup>46</sup> II offset II 0<sup>2</sup> T+1: if condition then  $PC \leftarrow PC + target$ endif

#### **Exceptions:**

Coprocessor unusable exception

**Note** See the opcode table below, or **A.6 CPU Instruction Opcode Bit Encoding**.

#### **Opcode Table:**





BC0TL offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. If the contents of CP0's condition (CpCond) line, as sampled during the previous instruction, is true, the target address is branched to with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

# **Operation:**



# **Exceptions:**

Coprocessor unusable exception

**Note** See the opcode table below, or **A.6 CPU Instruction Opcode Bit Encoding**.

# **BC0TL Branch On Coprocessor 0 True Likely (2/2) BC0TL**





BEQ rs, rt, offset

### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. The contents of general register rs and the contents of general register rt are compared. If the two registers are equal, then the program branches to the target address, with a delay of one instruction.

# **Operation:**



### **Exceptions:**



BEQL rs, rt, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. The contents of general register rs and the contents of general register rt are compared. If the two registers are equal, the target address is branched to, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

#### **Operation:**



# **Exceptions:**



6 5 5 16

#### **Format:**

BGEZ rs, offset

# **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. If the contents of general register rs are zero or greater when compared to zero, then the program branches to the target address, with a delay of one instruction.

# **Operation:**



#### **Exceptions:**



# **BGEZAL Branch On Greater Than Or Equal To Zero And Link BGEZAL**

# **Format:**

BGEZAL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, r31. If the contents of general register rs are zero or greater when compared to zero, then the program branches to the target address, with a delay of one instruction.

General register rs may not be general register r31, because such an instruction is not restartable. An attempt to execute this instruction is not trapped, however.

#### **Operation:**



#### **Exceptions:**



# **BGEZALL Branch On Greater Than Or Equal To Zero And Link LikelyBGEZALL**

# **Format:**

BGEZALL rs, offset

### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, r31. If the contents of general register rs are zero or greater when compared to zero, then the program branches to the target address, with a delay of one instruction. General register r31 should not be specified as general register  $rs$ . If register  $r31$  is specified, restarting may be impossible due to the destruction of rs contents caused by storing a link address. Even such instructions are executed, an exception does not result.

#### **Operation:**



#### **Exceptions:**



# **BGEZL Branch On Greater Than Or Equal To Zero Likely BGEZL**

# **Format:**

BGEZL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. If the contents of general register rs are zero or greater when compared to zero, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

#### **Operation:**



#### **Exceptions:**



BGTZ rs, offset

# **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. If the contents of general register rs are zero or greater when compared to zero, then the program branches to the target address, with a delay of one instruction.

# **Operation:**



#### **Exceptions:**



BGTZL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. The contents of general register rs are compared to zero. If the contents of general register rs are greater than zero, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

# **Operation:**



# **Exceptions:**



BLEZ rs, offset

### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. The contents of general register rs are compared to zero. If the contents of general register rs are zero or smaller than zero, then the program branches to the target address, with a delay of one instruction.

# **Operation:**



### **Exceptions:**



BLEZL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. The contents of general register rs is compared to zero. If the contents of general register rs are zero or smaller than zero, then the program branches to the target address, with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

### **Operation:**



# **Exceptions:**



BLTZ rs, offset

# **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. If the contents of general register rs are smaller than zero, then the program branches to the target address, with a delay of one instruction.

# **Operation:**



# **Exceptions:**



BLTZAL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, r31. If the contents of general register rs are smaller than zero when compared to zero, then the program branches to the target address, with a delay of one instruction.

General register r31 should not be specified as general register rs. If register r31 is specified, restarting may be impossible due to the destruction of rs contents caused by storing a link address. Even such instructions are executed, an exception does not result.

# **Operation:**



#### **Exceptions:**



# **BLTZALL Branch On Less Than Zero And Link Likely BLTZALL**

#### **Format:**

BLTZALL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, r31. If the contents of general register rs are smaller than zero when compared to zero, then the program branches to the target address, with a delay of one instruction.

General register r31 should not be specified as general register rs. If register r31 is specified, restarting may be impossible due to the destruction of rs contents caused by storing a link address. Even such instructions are executed, an exception does not result.

#### **Operation:**



# **Exceptions:**



BLTZ rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. If the contents of general register rs are smaller than zero when compared to zero, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

# **Operation:**



# **Exceptions:**



BNE rs, rt, offset

### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. The contents of general register rs and the contents of general register rt are compared. If the two registers are not equal, then the program branches to the target address, with a delay of one instruction.

# **Operation:**



### **Exceptions:**



BNEL rs, rt, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. The contents of general register rs and the contents of general register rt are compared. If the two registers are not equal, then the program branches to the target address, with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

#### **Operation:**



#### **Exceptions:**



BREAK

# **Description:**

A breakpoint trap occurs, immediately and unconditionally transferring control to the exception handler.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Operation:**

32, 64 T: BreakpointException

# **Exceptions:**

Breakpoint exception



CACHE op, offset (base)

#### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The virtual address is translated to a physical address using the TLB, and the 5-bit sub-opcode specifies a cache operation for that address.

If CP0 is not usable (User or Supervisor mode) and the CP0 enable bit in the Status register is clear, a coprocessor unusable exception is taken. The operation of this instruction on any operation/cache combination not listed below, or on a secondary cache that is not incorporated in VR4120A CPU, is undefined. The operation of this instruction on uncached addresses is also undefined.

The Index operation uses part of the virtual address to specify a cache block.

For a primary cache of  $2^{CACHEBITS}$  bytes with  $2^{LINEBITS}$  bytes per tag, vAddrCACHEBITS...LINEBITS specifies the block.

Index\_Load\_Tag also uses vAddrLINEBITS...3 to select the doubleword for reading parity. When the CE bit of the Status register is set, Fill Cache op uses the PErr register to store parity values into the cache.

The Hit operation accesses the specified cache as normal data references, and performs the specified operation if the cache block contains valid data with the specified physical address (a hit). If the cache block is invalid or contains a different address (a miss), no operation is performed.



Write back from a cache goes to main memory.

The main memory address to be written is specified by the cache tag and not the physical address translated using TLB.

TLB Refill and TLB Invalid exceptions can occur on any operation. For Index operations<sup>Note</sup> for addresses in the unmapped areas, unmapped addresses may be used to avoid TLB exceptions. Index operations never cause a TLB Modified exception. Bits 17 and 16 of the instruction code specify the cache for which the operation is to be performed as follows.



**Note** Physical addresses here are used to index the cache, and they do not need to match the cache tag.

Bits 20 to 18 of this instruction specify the contents of cache operaiton. Details are provided from the next page.

# **CACHE Cache (3/4) CACHE**



# **CACHE Cache (4/4) CACHE**

### **Operation:**

32, 64 T: vAddr ←  $({{{\sf (offset}}_{15})}^{48}$  II offset $_{15...0})$  + GPR [base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) CacheOp (op, vAddr, pAddr)

# **Exceptions:**

Coprocessor unusable exception

TLB Refill exception

TLB Invalid exception

Bus Error exception

Address Error exception

Cache Error exception


DADD rd, rs, rt

## **Description:**

The contents of general register rs and the contents of general register rt are added to form the result. The result is placed into general register rd.

An overflow exception occurs if the carries out of bits 62 and 63 differ (2's complement overflow). The destination register rd is not modified when an integer overflow exception occurs.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

## **Operation:**

64 T: GPR  $[rd] \leftarrow GPR [rs] + GPR [rt]$ 

## **Exceptions:**

Integer overflow exception



DADDI rt, rs, immediate

### **Description:**

The 16-bit immediate is sign-extended and added to the contents of general register rs to form the result. The result is placed into general register  $rt$ .

An overflow exception occurs if carries out of bits 62 and 63 differ (2's complement overflow). The destination register  $rt$  is not modified when an integer overflow exception occurs.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

## **Operation:**

64 T: GPR [rt]  $\leftarrow$  GPR [rs] + (immediate15)<sup>48</sup> II immediate15...0

## **Exceptions:**

Integer overflow exception





DADDIU rt, rs, immediate

### **Description:**

The 16-bit immediate is sign-extended and added to the contents of general register rs to form the result. The result is placed into general register rt. No integer overflow exception occurs under any circumstances.

The only difference between this instruction and the DADDI instruction is that DADDIU never causes an overflow exception.

## **Operation:**

64 T: GPR [rt]  $\leftarrow$  GPR [rs] + (immediate15)<sup>48</sup> II immediate15...0

## **Exceptions:**



DADDU rd, rs, rt

## **Description:**

The contents of general register rs and the contents of general register rt are added to form the result. The result is placed into general register rd.

No overflow exception occurs under any circumstances.

The only difference between this instruction and the DADD instruction is that DADDU never causes an overflow exception.

#### **Operation:**

64 T: GPR  $[rd] \leftarrow$  GPR  $[rs]$  + GPR  $[rt]$ 

#### **Exceptions:**



DDIV rs, rt

### **Description:**

The contents of general register rs are divided by the contents of general register rt, treating both operands as 2's complement values. No overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

This instruction is typically followed by additional instructions to check for a zero divisor and for overflow.

When the operation completes, the quotient word of the double result is loaded into special register LO, and the remainder word of the double result is loaded into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of HI or LO from writes by two or more instructions.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

#### **Operation:**



#### **Exceptions:**



DDIVU rs, rt

#### **Description:**

The contents of general register  $rs$  are divided by the contents of general register  $rt$ , treating both operands as unsigned values. No integer overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

This instruction may be followed by additional instructions to check for a zero divisor, inserted by the programmer.

When the operation completes, the quotient word of the double result is loaded into special register LO, and the remainder word of the double result is loaded into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of HI or LO from writes by two or more instructions.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

#### **Operation:**



## **Exceptions:**



DIV rs, rt

## **Description:**

The contents of general register rs are divided by the contents of general register rt, treating both operands as 2's complement values. No overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

This instruction is typically followed by additional instructions to check for a zero divisor and for overflow.

When the operation completes, the quotient word of the double result is loaded into special register LO, and the remainder word of the double result is loaded into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of HI or LO from writes by two or more instructions.

#### **Operation:**



## **Exceptions:**



DIVU rs, rt

## **Description:**

The contents of general register  $rs$  are divided by the contents of general register  $rt$ , treating both operands as unsigned values. No integer overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

This instruction is typically followed by additional instructions to check for a zero divisor.

When the operation completes, the quotient word of the double result is loaded into special register LO, and the remainder word of the double result is loaded into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of HI or LO from writes by two or more instructions.

## **Operation:**



## **Exceptions:**



DMACC rd, rs, rt DMACCU rd, rs, rt DMACCS rd, rs, rt DMACCUS rd, rs, rt

## **Description:**

DMACC instruction differs mnemonics by each setting of op codes sat, hi and us as follows.



The number of significant bits in the operands of the DMACC instruction differ depending on whether saturation processing is executed (sat = 1) or not executed (sat = 0).

• When saturation processing is executed  $(sat = 1)$ : DMACCS, DMACCUS instructions

The contents of general register  $rs$  is multiplied by the contents of general register  $rt$ . If both operands are set as "us  $= 1$ " (DMACCUS instruction), the contents are handled as 16 bit unsigned data. If they are set as "us  $=$ 0" (DMACCS instruction), the contents are handled as 16 bit signed integers. Sign/zero expansion by software is required for any bits exceeding 16 bits in the operands.

The product of this multiply operation is added to the value in the LO special register. If us = 1, this add operation handles the values being added as 32 bit unsigned data. If us = 0, the values are handled as 32 bit signed integers. Sign/zero expansion by software is required for any bits exceeding 32 bits in the LO special register.

After saturation processing to 32 bits has been performed (see the table below), the sum from this add operation is loaded to the LO special register. When  $hi = 1$ , data that is the same as the data loaded to the HI special register is also loaded to the rd general register. When hi = 0, data that is the same as the data loaded to the LO special register is also loaded to the rd general register. Overflow exceptions do not occur.

# **DMACC Doubleword Multiply and Accumulate (2/3) DMACC**

When saturation processing is not executed (sat  $= 0$ ): DMACC, DMACCU instructions

The contents of general register  $rs$  is multiplied by the contents of general register  $rt$ . If both operands are set as "us  $= 1$ " (DMACCU instruction), the contents are handled as 32 bit unsigned data. If they are set as "us  $=$ 0" (DMACC instruction), the contents are handled as 32 bit signed integers. Sign/zero expansion by software is required for any bits exceeding 32 bits in the operands.

The product of this multiply operation is added to the value in the LO special register. If us = 1, this add operation handles the values being added as 64 bit unsigned data. If us = 0, the values are handled as 64 bit signed integers.

The sum from this add operation is loaded to the LO special register. When hi = 1, data that is the same as the data loaded to the HI special register is also loaded to the rd general register. When hi = 0, data that is the same as the data loaded to the LO special register is also loaded to the rd general register. Overflow exceptions do not occur.

These operations are defined for 64 bit mode and 32 bit kernel mode. A reserved instruction exception occurs if one of these instructions is executed during 32 bit user/supervisor mode.

The correspondence of us and sat settings and values stored during saturation processing is shown below, along with the hazard cycles required between execution of the instruction for manipulating the HI and LO registers and execution of the DMACC instruction.



#### **Values Stored during Saturation Processing Transform of Bazard Cycle Counts**



# **DMACC Doubleword Multiply and Accumulate (3/3) DMACC**

## **Operation:**

```
64, sat=0, us=0 (DMACC instruction)
       T: temp1 \leftarrow ((GPR[rs]31)^{32} II GPR [rs]) * ((GPR[rt]31)^{32} II GPR [rt])
              temp2 ← temp1 + LO
              LO \leftarrow temp2GPR[rd] ← LO
64, sat=0, us=1 (DMACCU instruction)
      T: temp1 ← (0^{32} || GPR [rs]) * (0^{32} || GPR [rt])
              temp2 ← temp1 + LO
              LO \leftarrow temp2GPR[rd] ← LO
64, sat=1, us=0 (DMACCS instruction)
       T: temp1 \leftarrow ((GPR[rs]31)^{32} II GPR [rs]) * ((GPR[rt]31)^{32} II GPR [rt])
              temp2 \leftarrow saturation(temp1 + LO)LO \leftarrow temp2GPR[rd] ← LO
64, sat=1, us=1 (DMACCUS instruction)
      T: temp1 \leftarrow (0^{32} \parallel GPR [rs]) \star (0^{32} \parallel GPR [rt])
              temp2 \leftarrow saturation(temp1 + LO)LO \leftarrow temp2GPR[rd] ← LO
```
## **Exceptions:**



## **DMFC0 Doubleword Move From System Control Coprocessor DMFC0**

## **Format:**

DMFC0 rt, rd

## **Description:**

The contents of coprocessor register  $rd$  of the CP0 are loaded into general register  $rt$ .

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception. All 64-bits of the general register destination are written from the coprocessor register source. The operation of DMFC0 on a 32-bit coprocessor 0 register is undefined.

#### **Operation:**

64 T: data  $\leftarrow$  CPR [0, rd]

T+1: GPR  $[rt] \leftarrow$  data

#### **Exceptions:**

Coprocessor unusable exception (user mode and supervisor mode if CP0 not enabled) Reserved instruction exception (32-bit user mode/supervisor mode)



## **DMTC0 Doubleword Move To System Control Coprocessor DMTC0**

## **Format:**

DMTC0 rt, rd

### **Description:**

The contents of general register rt are loaded into coprocessor register rd of the CP0.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

All 64-bits of the coprocessor 0 register are written from the general register source. The operation of DMTC0 on a 32-bit coprocessor 0 register is undefined.

Because the state of the virtual address translation system may be altered by this instruction, the operation of load instructions, store instructions, and TLB operations immediately prior to and after this instruction are undefined.

#### **Operation:**

64 T: data  $\leftarrow$  GPR [rt] T+1: CPR  $[0, rd] \leftarrow data$ 

#### **Exceptions:**

Coprocessor unusable exception (In 64-bit/32-bit user and supervisor mode if CP0 not enabled) Reserved instruction exception (32-bit user mode/supervisor mode)



DMULT rs, rt

## **Description:**

The contents of general registers  $rs$  and  $rt$  are multiplied, treating both operands as  $2$ 's complement values. No integer overflow exception occurs under any circumstances.

When the operation completes, the low-order word of the double result is loaded into special register LO, and the high-order word of the double result is loaded into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of HI or LO from writes by a minimum of two other instructions.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

#### **Operation:**



#### **Exceptions:**



DMULTU rs, rt

## **Description:**

The contents of general register rs and the contents of general register rt are multiplied, treating both operands as unsigned values. No overflow exception occurs under any circumstances.

When the operation completes, the low-order word of the double result is loaded into special register LO, and the high-order word of the double result is loaded into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of HI or LO from writes by a minimum of two instructions.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

#### **Operation:**



#### **Exceptions:**



DSLL rd, rt, sa

## **Description:**

The contents of general register  $rt$  are shifted left by  $sa$  bits, inserting zeros into the low-order bits. The result is placed in register rd.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

## **Operation:**

64 T:  $s \leftarrow 0$  || sa  $GPR$  [rd]  $\leftarrow$  GPR [rt] (63 - s)..0  $\Pi$  0<sup>s</sup>

#### **Exceptions:**



DSLLV rd, rt, rs

### **Description:**

The contents of general register rt are shifted left by the number of bits specified by the low-order six bits contained in general register rs, inserting zeros into the low-order bits. The result is placed in register rd.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

#### **Operation:**

64 T:  $s \leftarrow$  GPR  $[rs]_{5..0}$  $GPR$  [rd]  $\leftarrow$  GPR [rt] (63 - s)..0  $\Pi$  0<sup>s</sup>

#### **Exceptions:**



DSLL32 rd, rt, sa

## **Description:**

The contents of general register  $rt$  are shifted left by  $32 + sa$  bits, inserting zeros into the low-order bits. The result is placed in register rd.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

## **Operation:**

64 T: s ← 1 || sa  $GPR$  [rd]  $\leftarrow$  GPR [rt] (63 - s)..0  $\Pi$  0<sup>s</sup>

#### **Exceptions:**



DSRA rd, rt, sa

### **Description:**

The contents of general register  $rt$  are shifted right by  $sa$  bits, sign-extending the high-order bits. The result is placed in register rd.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

## **Operation:**

64 T:  $s \leftarrow 0$  || sa

 $\mathsf{GPR}\left[\mathsf{rd}\right] \leftarrow \left(\mathsf{GPR}\left[\mathsf{rt}\right] \mathsf{63}\right)^\mathsf{s} \, \mathsf{l} \mathsf{l}\, \mathsf{GPR}\left[\mathsf{rt}\right] \mathsf{63}.\mathsf{s}$ 

## **Exceptions:**



DSRAV rd, rt, rs

## **Description:**

The contents of general register  $rt$  are shifted right by the number of bits specified by the low-order six bits of general register rs, sign-extending the high-order bits. The result is placed in register rd.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

#### **Operation:**

64 T:  $s \leftarrow$  GPR [rs]<sub>5..0</sub>

 $\mathsf{GPR}\:[\mathsf{rd}] \leftarrow \left(\mathsf{GPR}\:[\mathsf{rt}]_{\,63}\right)^\mathsf{s} \, \mathsf{II}\; \mathsf{GPR}\:[\mathsf{rt}]_{\,63..s}$ 

#### **Exceptions:**



DSRA32 rd, rt, sa

## **Description:**

The contents of general register  $rt$  are shifted right by  $32 + sa$  bits, sign-extending the high-order bits. The result is placed in register rd.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

#### **Operation:**

64 T:  $s \leftarrow 1$  || sa

 $\mathsf{GPR}\:[\mathsf{rd}] \leftarrow \left(\mathsf{GPR}\:[\mathsf{rt}]_{\mathsf{63}}\right)^\mathsf{s} \, \mathsf{II}\; \mathsf{GPR}\:[\mathsf{rt}]_{\mathsf{63}.\mathsf{s}}$ 

#### **Exceptions:**



DSRL rd, rt, sa

## **Description:**

The contents of general register rt are shifted right by sa bits, inserting zeros into the high-order bits. The result is placed in register rd.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

## **Operation:**

64 T:  $s \leftarrow 0$  || sa  $\mathsf{GPR}\:[\mathsf{rd}] \leftarrow 0^\mathsf{s} \mathbin{\parallel} \mathsf{GPR}\:[\mathsf{rt}]_{\mathsf{63..8}}$ 

#### **Exceptions:**



DSRLV rd, rt, rs

## **Description:**

The contents of general register  $rt$  are shifted right by the number of bits specified by the low-order six bits of general register rs, inserting zeros into the high-order bits. The result is placed in register rd.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

## **Operation:**

64 T:  $s \leftarrow$  GPR [rs]<sub>5..0</sub>  $\mathsf{GPR}\:[\mathsf{rd}] \leftarrow 0^\mathsf{s} \mathbin{\parallel} \mathsf{GPR}\:[\mathsf{rt}]_{\mathsf{63..8}}$ 

#### **Exceptions:**



DSRL32 rd, rt, sa

## **Description:**

The contents of general register rt are shifted right by  $32 + sa$  bits, inserting zeros into the high-order bits. The result is placed in register rd.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

## **Operation:**

64 T: s ← 1 || sa  $\mathsf{GPR}\:[\mathsf{rd}] \leftarrow 0^\mathsf{s} \mathbin{\parallel} \mathsf{GPR}\:[\mathsf{rt}]_{\mathsf{63..8}}$ 

#### **Exceptions:**



DSUB rd, rs, rt

## **Description:**

The contents of general register  $rt$  are subtracted from the contents of general register  $rs$  to form a result. The result is placed into general register rd.

An integer overflow exception takes place if the carries out of bits 62 and 63 differ (2's complement overflow). The destination register rd is not modified when an integer overflow exception occurs.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

## **Operation:**

64 T: GPR [rd] ← GPR [rs] − GPR [rt]

## **Exceptions:**

Integer overflow exception



DSUBU rd, rs, rt

## **Description:**

The contents of general register  $rt$  are subtracted from the contents of general register  $rs$  to form a result. The result is placed into general register rd.

The only difference between this instruction and the DSUB instruction is that DSUBU never traps on overflow. No integer overflow exception occurs under any circumstances.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

## **Operation:**

64 T: GPR [rd] ← GPR [rs] − GPR [rt]

#### **Exceptions:**



ERET

## **Description:**

ERET is the instruction for returning from an interrupt, exception, or error trap. Unlike a branch or jump instruction, ERET does not execute the next instruction.

ERET must not itself be placed in a branch delay slot.

If the processor is servicing an error trap (SR2 = 1), then load the PC from the ErrorEPC register and clear the ERL bit of the Status register (SR2). Otherwise (SR2 = 0), load the PC from the EPC register, and clear the EXL bit of the Status register  $(SR1 = 0)$ .

When a MIPS16 instruction can be executed, the value of clearing the least significant bit of the EPC or error EPC register to 0 is loaded to PC. This means the content of the least significant bit is reflected on the ISA mode bit (internal).

#### **Operation:**



## **Exceptions:**

Coprocessor unusable exception



HIBERNATE

## **Description:**

HIBERNATE instruction starts mode transition from Fullspeed mode to Hibernate mode.

When the HIBERNATE instruction finishes the WB stage, the processor wait by the SysAD bus is idle state, after then the internal clocks and the system interface clocks will shut down, thus freezing the pipeline. Cold Reset causes the Hibernate mode to the Fullspeed mode transition.

#### **Operation:**

32, 64 T:

T+1: Hibernate operation ()

#### **Exceptions:**

Coprocessor unusable exception



J target

## **Description:**

The 26-bit target address is shifted left two bits and combined with the high-order four bits of the address of the delay slot. The program unconditionally jumps to this calculated address with a delay of one instruction.

## **Operation:**

32 T: temp ← target T+1:  $PC \leftarrow PC_{31..28}$  || temp ||  $0^2$ 64 T: temp  $\leftarrow$  target T+1:  $PC \leftarrow PC_{63..28}$  || temp ||  $0^2$ 

## **Exceptions:**

## **JAL Jump And Link JAL** JAL 0 0 0 0 1 1 target  $31$  26 25 0 6 26

## **Format:**

JAL target

## **Description:**

The 26-bit target address is shifted left two bits and combined with the high-order four bits of the address of the delay slot. The program unconditionally jumps to this calculated address with a delay of one instruction. The address of the instruction after the delay slot is placed in the link register, r31. The address of the instruction immediately after a delay slot is placed in the link register (r31). When a MIPS16 instruction can be executed, the value of bit 0 of r31 indicates the ISA mode bit before jump.

#### **Operation:**



## **Exceptions:**



JALR rs JALR rd, rs

## **Description:**

The program unconditionally jumps to the address contained in general register rs, with a delay of one instruction. When a MIPS16 instruction can be executed, the program unconditionally jumps with a delay of one instruction to the address indicated by the value of clearing the least significant bit of the general-purpose register rs to 0. Then, the content of the least significant bit of the general-purpose register rs is set to the ISA mode bit (internal). The address of the instruction after the delay slot is placed in general register rd. The default value of rd, if omitted in the assembly language instruction, is 31. When a MIPS16 instruction can be executed, the value of bit 0 of rd indicates the ISA mode bit before jump. Register specifiers  $rs$  and  $rd$  may not be equal, because such an instruction does not have the same effect when re-executed. Because storing a link address destroys the contents of rs if they are equal. However, an attempt to execute this instruction is not trapped, and the result of executing such an instruction is undefined.

Since 32-bit length instructions must be word-aligned, a **JALR** instruction must specify a target register (rs) that contains an address whose two low-order bits are zero when a MIPS16 instruction can be executed. If these loworder bits are not zero, an address error exception will occur when the jump target instruction is subsequently fetched.

#### **Operation:**



#### **Exceptions:**

## **JALX Jump And Link Exchange JALX** JALX 011101  $31$  26 25 0 6 26 target

## **Format:**

JALX target

## **Description:**

When a MIPS16 instruction can be executed, a 26-bit target is shifted to left by 2 bits and then added to higher 4 bits of the delay slot's address to make a target address. The program unconditionally jumps to the target address with a delay of one instruction. The address of the instruction that follows the delay slot is stored to the link register (r31). The ISA mode bit is inverted with a delay of one instruction. The value of bit 0 of the link register (r31) indicates the ISA mode bit before jump.

### **Operation:**



#### **Exceptions:**

Reserved instruction exception (when MIPS16 instruction execution disabled)



JR rs

## **Description:**

The program unconditionally jumps to the address contained in general register rs, with a delay of one instruction. When a MIPS16 instruction can be executed, the program unconditionally jumps with a delay of one instruction to the address indicated by the value of clearing the least significant bit of the general register rs to 0. Then, the content of the least significant bit of the general register rs is set to the ISA mode bit (internal).

Since 32-bit length instructions must be word-aligned, a JR instruction must specify a target register (rs) that contains an address whose two low-order bits are zero when a MIPS16 instruction can be executed. If these loworder bits are not zero, an address error exception will occur when the jump target instruction is subsequently fetched.

#### **Operation:**



#### **Exceptions:**



LB rt, offset (base)

## **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of the byte at the memory location specified by the effective address are sign-extended and loaded into general register rt.

## **Operation:**



## **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception



LBU rt, offset (base)

#### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of the byte at the memory location specified by the effective address are zero-extended and loaded into general register rt.

#### **Operation:**



## **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception



LD rt, offset (base)

## **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of the 64-bit doubleword at the memory location specified by the effective address are loaded into general register rt.

If any of the three least-significant bits of the effective address are non-zero, an address error exception occurs. This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

## **Operation:**



## **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception Reserved instruction exception (32-bit user mode/supervisor mode)


LDL rt, offset (base)

#### **Description:**

This instruction can be used in combination with the LDR instruction to load a register with eight consecutive bytes from memory, when the bytes cross a doubleword boundary. LDL loads the left portion of the register with the appropriate part of the high-order doubleword; LDR loads the right portion of the register with the appropriate part of the low-order doubleword.

The LDL instruction adds its sign-extended 16-bit *offset* to the contents of general register base to form a virtual address that can specify an arbitrary byte. It reads bytes only from the doubleword in memory that contains the specified starting byte. From one to eight bytes will be loaded, depending on the starting byte specified.

Conceptually, it starts at the specified byte in memory and loads that byte into the high-order (left-most) byte of the register; then it loads bytes from memory into the register until it reaches the low-order byte of the doubleword in memory. The least-significant (right-most) byte(s) of the register will not be changed.



# **LDL Load Doubleword Left (2/3) LDL**

The contents of general register rt are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register rt and a following LDL (or LDR) instruction which also specifies register rt.

No address error exceptions due to alignment are possible.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

#### **Operation:**



# **LDL Load Doubleword Left (3/3) LDL**

Given a doubleword in a register and a doubleword in memory, the operation of LDL is as follows:





**Remark** LEM Little-endian memory (BigEndianMem = 0)

Type AccessType (see **Table 2-3. Byte Specification Related to Load and Store Instructions**) sent to memory

Offset pAddr2..0 sent to memory

## **Exceptions:**

TLB refill exception

TLB invalid exception

Bus error exception

Address error exception

Reserved instruction exception (32-bit user mode/supervisor mode)



LDR rt, offset (base)

#### **Description:**

This instruction can be used in combination with the LDL instruction to load a register with eight consecutive bytes from memory, when the bytes cross a doubleword boundary. LDL instruction loads the high-order portion of data and LDR instruction loads the low-order portion of data.

The LDR instruction adds its sign-extended 16-bit *offset* to the contents of general register base to form a virtual address that can specify an arbitrary byte. It reads bytes only from the doubleword in memory that contains the specified starting byte. From one to eight bytes will be loaded, depending on the starting byte specified.

Conceptually, it starts at the specified byte in memory and loads that byte into the low-order (right-most) byte of the register; then it loads bytes from memory into the register until it reaches the high-order byte of the doubleword in memory. The most significant (left-most) byte(s) of the register will not be changed.



# **LDR Load Doubleword Right (2/3) LDR**

The contents of general register rt are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register rt and a following LDR (or LDL) instruction which also specifies register rt.

No address error exceptions due to alignment are possible.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

```
Operation:
```


# **LDR Load Doubleword Right (3/3) LDR**

Given a doubleword in a register and a doubleword in memory, the operation of LDR is as follows:





**Remark** LEM Little-endian memory (BigEndianMem = 0)

Type AccessType (see **Table 2-3. Byte Specification Related to Load and Store Instructions**) sent to memory

Offset pAddr2..0 sent to memory

## **Exceptions:**

TLB refill exception

TLB invalid exception

Bus error exception

Address error exception

Reserved instruction exception (32-bit user mode/supervisor mode)



LH rt, offset (base)

#### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of the halfword at the memory location specified by the effective address are sign-extended and loaded into general register rt.

If the least-significant bit of the effective address is non-zero, an address error exception occurs.

### **Operation:**



### **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception



LHU rt, offset (base)

#### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of the halfword at the memory location specified by the effective address are zero-extended and loaded into general register  $rt$ .

If the least-significant bit of the effective address is non-zero, an address error exception occurs.

# **Operation:**



### **Exceptions:**

TLB refill exception TLB invalid exception Bus Error exception Address error exception



LUI rt, immediate

#### **Description:**

The 16-bit immediate is shifted left 16 bits and concatenated to 16 bits of zeros. The result is placed into general register rt. In 64-bit mode, the loaded word is sign-extended.

# **Operation:**

32 T: GPR [rt] ← immediate  $|| 0^{16}$ 64 T: GPR [rt]  $\leftarrow$  (immediate 15)<sup>32</sup> II immediate II 0<sup>16</sup>

#### **Exceptions:**



LW rt, offset (base)

### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register rt. In 64-bit mode, the loaded word is sign-extended.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

# **Operation:**



### **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception



LWL rt, offset (base)

#### **Description:**

This instruction can be used in combination with the LWR instruction to load a register with four consecutive bytes from memory, when the bytes cross a word boundary. LWL loads the left portion of the register with the appropriate part of the high-order word; LWR loads the right portion of the register with the appropriate part of the low-order word.

The LWL instruction adds its sign-extended 16-bit *offset* to the contents of general register base to form a virtual address that can specify an arbitrary byte. It reads bytes only from the word in memory that contains the specified starting byte. From one to four bytes will be loaded, depending on the starting byte specified. In 64-bit mode, the loaded word is sign-extended.

Conceptually, it starts at the specified byte in memory and loads that byte into the high-order (left-most) byte of the register; then it loads bytes from memory into the register until it reaches the low-order byte of the word in memory. The least-significant (right-most) byte(s) of the register will not be changed.



**LWL Load Word Left (2/3) LWL**

The contents of general register rt are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register rt and a following LWL (or LWR) instruction which also specifies register  $rt$ .

No address error exceptions due to alignment are possible.

#### **Operation:**



# **LWL Load Word Left (3/3) LWL**

Given a doubleword in a register and a doubleword in memory, the operation of LWL is as follows:





**Remark** LEM Little-endian memory (BigEndianMem = 0)

Type AccessType (see **Table 2-3. Byte Specification Related to Load and Store Instructions**) sent to memory

Offset pAddr2..0 sent to memory

S sign-extend of destination bit 31

## **Exceptions:**

TLB refill exception

TLB invalid exception

Bus error exception

Address error exception



LWR rt, offset (base)

#### **Description:**

This instruction can be used in combination with the LWL instruction to load a register with four consecutive bytes from memory, when the bytes cross a word boundary. LWR loads the right portion of the register with the appropriate part of the low-order word; LWL loads the left portion of the register with the appropriate part of the high-order word.

The LWR instruction adds its sign-extended 16-bit offset to the contents of general register base to form a virtual address that can specify an arbitrary byte. It reads bytes only from the word in memory that contains the specified starting byte. From one to four bytes will be loaded, depending on the starting byte specified. In 64-bit mode, the loaded word is sign-extended.

Conceptually, it starts at the specified byte in memory and loads that byte into the low-order (right-most) byte of the register; then it loads bytes from memory into the register until it reaches the high-order byte of the word in memory. The most significant (left-most) byte(s) of the register will not be changed.



**LWR Load Word Right (2/3) LWR**

The contents of general register rt are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register rt and a following LWR (or LWL) instruction which also specifies register  $rt$ .

No address error exceptions due to alignment are possible.

#### **Operation:**



**LWR Load Word Right (3/3) LWR**

Given a word in a register and a word in memory, the operation of LWR is as follows:





**Remark** LEM Little-endian memory (BigEndianMem = 0)

Type AccessType (see **Table 2-3. Byte Specification Related to Load and Store Instructions**) sent to memory Offset pAddr2..0 sent to memory

S sign-extend of destination31

### **Exceptions:**

TLB refill exception

TLB invalid exception

Bus error exception

Address error exception



LWU rt, offset (base)

#### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register rt. The loaded word is zero-extended.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

#### **Operation:**



# **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception Reserved instruction exception (32-bit user mode/supervisor mode)



MACC rd, rs, rt MACCU rd, rs, rt MACCHI rd, rs, rt MACCHIU rd, rs, rt MACCS rd, rs, rt MACCUS rd, rs, rt MACCHIS rd, rs, rt MACCHIUS rd, rs, rt

#### **Description:**

MACC instruction differs mnemonics by each setting of op codes sat, hi and us as follows.



The number of significant bits in the operands of the MACC instruction differ depending on whether saturation processing is executed (sat = 1) or not executed (sat = 0).

• When saturation processing is executed (sat = 1): MACCS, MACCUS, MACCHIS, MACCHIUS instructions The contents of general register  $rs$  is multiplied by the contents of general register  $rt$ . If both operands are set as "us = 1" (MACCUS, MACCHIUS instructions), the contents are handled as 16-bit unsigned data. If they are set as "us = 0" (MACCS, MACCHIS instructions), the contents are handled as 16-bit signed integers. Sign/zero expansion by software is required for any bits exceeding 16 bits in the operands. The product of this multiply operation is added to a 64-bit value (of which only the low-order 32 bits are valid) that is linked to the HI and LO special registers. If us  $= 1$ , this add operation handles the values being added as 32-bit unsigned data. If us = 0, the values are handled as 32-bit signed integers. Sign/zero expansion by software is required for any bits exceeding 32 bits in the linked HI and LO special registers. After saturation processing to 32 bits has been performed (see the table below), the sum from this add operation is loaded to the HI and LO special register. When hi = 1 (MACCHIS, MACCHIUS instructions), data that is the same as the data loaded to the HI special register is also loaded to the rd general register. When hi = 0 (MACCS, MACCUS instructions), data that is the same as the data loaded to the LO special register is also loaded to the rd general register. Overflow exceptions do not occur.

# **MACC Multiply and Accumulate (2/5) MACC**

• When saturation processing is not executed (sat = 0): MACC, MACCU, MACCHI, MACCHIU instructions The contents of general register  $rs$  is multiplied to the contents of general register  $rt$ . If both operands are set as "us = 1" (MACCU, MACCHIU instructions), the contents are handled as 32 bit unsigned data. If they are set as "us = 0" (MACC, MACCHI instructions), the contents are handled as 32 bit signed integers. Sign/zero expansion by software is required for any bits exceeding 32 bits in the operands. The product of this multiply operation is added to a 64-bit value that is linked to the HI and LO special registers. If us  $= 1$ , this add operation handles the values being added as 64 bit unsigned data. If us = 0, the values are handled as 64 bit signed integers.

The low-order word from the 64-bit sum from this add operation is loaded to the LO special register and the high-order word is loaded to the HI special register. When hi = 1 (MACCHI, MACCHIU instructions), data that is the same as the data loaded to the HI special register is also loaded to the rd general register. When  $hi = 0$ (MACC, MACCU instructions), data that is the same as the data loaded to the LO special register is also loaded to the rd general register. Overflow exceptions do not occur.

The correspondence of us and sat settings and values stored during saturation processing is shown below, along with the hazard cycles required between execution of the instruction for manipulating the HI and LO registers and execution of the MACC instruction.

#### **Values Stored during Saturation Processing Travelly Accord Hazard Cycle Counts**





# **MACC Multiply and Accumulate (3/5) MACC**

#### **Operation:**

32, sat=0, hi=0, us=0 (MACC instruction) T: temp1  $\leftarrow$  GPR[rs] \* GPR[rt]  $temp2 \leftarrow temp1 + (H1 || LO)$  $LO \leftarrow temp263...32$ HI ← temp231..0 GPR[rd] ← LO 32, sat=0, hi=0, us=1 (MACCU instruction) T: temp1  $\leftarrow$  (0 || GPR[rs])  $*$  (0 || GPR[rt]) temp2  $\leftarrow$  temp1 + ((0 || HI) || (0 || LO)) LO ← temp263..32 HI ← temp231..0 GPR[rd] ← LO 32, sat=0, hi=1, us=0 (MACCHI instruction) T: temp1  $\leftarrow$  GPR[rs] \* GPR[rt]  $temp2 \leftarrow temp1 + (HI || LO)$ LO ← temp263..32 HI ← temp231..0  $GPR[rd] \leftarrow HI$ 32, sat=0, hi=1, us=1 (MACCHIU instruction) T: temp1  $\leftarrow$  (0 || GPR[rs])  $*$  (0 || GPR[rt]) temp2  $\leftarrow$  temp1 + ((0 || HI) || (0 || LO)) LO ← temp263..32 HI ← temp231..0  $GPR[rd] \leftarrow HI$ 32, sat=1, hi=0, us=0 (MACCS instruction) T: temp1  $\leftarrow$  GPR[rs]  $*$  GPR[rt]  $temp2 \leftarrow saturation(temp1 + (HI || LO))$ LO ← temp263..32 HI ← temp231..0  $GPR[rd] \leftarrow LO$ 32, sat=1, hi=0, us=1 (MACCUS instruction) T: temp1  $\leftarrow$  (0 || GPR[rs])  $*$  (0 || GPR[rt]) temp2  $\leftarrow$  saturation(temp1 + ((0 || HI) || (0 || LO))) LO ← temp263..32 HI ← temp231..0  $GPR[rd] \leftarrow LO$ 

# **MACC Multiply and Accumulate (4/5) MACC**

```
32, sat=1, hi=1, us=0 (MACCHIS instruction)
       T: temp1 \leftarrow GPR[rs] * GPR[rt]
                temp2 \leftarrow saturation(temp1 + (HI \parallel LO))LO \leftarrow temp263..32HI ← temp231..0
                GPR[rd] \leftarrow HI32, sat=1, hi=1, us=1 (MACCHIUS instruction)
       T: temp1 \leftarrow (0 || GPR[rs]) * (0 || GPR[rt])
                temp2 \leftarrow saturation(temp1 + ((0 || HI) || (0 || LO)))
                LO \leftarrow temp263..32HI ← temp231..0
                GPR[rd] ← HI
64, sat=0, hi=0, us=0 (MACC instruction)
        T: temp1 \leftarrow ((GPR[rs]31)^{32} II GPR[rs]) * ((GPR[rt]31)^{32} II GPR[rt])
                temp2 ← temp1 + (HI31..0 || LO31..0)
                LO \leftarrow ((temp2_{63})^{32} II temp2_{63..32})HI      ← ((temp2<sub>31)</sub><sup>32</sup> || temp2<sub>31..0</sub>)
                GPR[rd] \leftarrow LO64, sat=0, hi=0, us=1 (MACCU instruction)
       T: temp1 ← (0^{32} || GPR[rs]) * (0^{32} || GPR[rt])
                temp2 ← temp1 + (HI<sub>31..0</sub> || LO<sub>31..0</sub>)
                LO \leftarrow ((temp2_{63})^{32} II temp2_{63..32})HI ← ((temp2_{31})^{32} II temp2_{31..0})
                GPR[rd] ← LO
64, sat=0, hi=1, us=0 (MACCHI instruction)
        T: temp1 \leftarrow ((GPR[rs]31)^{32} II GPR[rs]) * ((GPR[rt]31)^{32} II GPR[rt])
                temp2 ← temp1 + (HI<sub>31..0</sub> || LO<sub>31..0</sub>)
                LO \leftarrow ((temp2_{63})^{32} II temp2_{63..32})HI ← ((temp2_{31})^{32} II temp2_{31..0})
                GPR[rd] \leftarrow HI64, sat=0, hi=1, us=1 (MACCHIU instruction)
        T: temp1 ← (0^{32} || GPR[rs]) * (0^{32} || GPR[rt])
                temp2 ← temp1 + (HI<sub>31..0</sub> || LO<sub>31..0</sub>)
                LO \leftarrow ((temp2_{63})^{32} II temp2_{63..32})HI ← ((temp2_{31})^{32} II temp2_{31..0})
                GPR[rd] \leftarrow HI
```

```
64, sat=1, hi=0, us=0 (MACCS instruction)
         T: temp1 \leftarrow ((GPR[rs]_{{}^{31}})^{{}^{32}} II GPR[rs]) * ((GPR[rt]_{{}^{31}})^{{}^{32}} II GPR[rt])
                 temp2 \leftarrow saturation(temp1 + (HI31..0 || LO31..0))
                 LO \leftarrow ((temp2_{63})^{32} II temp2_{63..32})HI ← ((temp2_{31})^{32} II temp2_{31..0})
                 GPR[rd] \leftarrow LO64, sat=1, hi=0, us=1 (MACCUS instruction)
        T: temp1 ← (0^{32} || GPR[rs]) * (0^{32} || GPR[rt])
                 temp2 \leftarrow saturation(temp1 + (HI<sub>31..0</sub>)| LO<sub>31..0</sub>))
                 LO \leftarrow ((temp2_{63})^{32} II temp2_{63..32})
                 HI ← ((temp2_{31})^{32} II temp2_{31..0})
                 GPR[rd] \leftarrow LO64, sat=1, hi=1, us=0 (MACCHIS instruction)
         T: temp1 \leftarrow ((GPR[rs]_{{}^{31}})^{{}^{32}} II GPR[rs]) * ((GPR[rt]_{{}^{31}})^{{}^{32}} II GPR[rt])
                 temp2 \leftarrow saturation(temp1 + (HI<sub>31..0</sub>)| LO<sub>31..0</sub>))
                 LO \leftarrow ((temp2_{63})^{32} II temp2_{63..32})
                 HI ← ((temp2_{31})^{32} II temp2_{31..0})
                 GPR[rd] \leftarrow HI64, sat=1, hi=1, us=1 (MACCHIUS instruction)
        T: temp1 ← (0^{32} || GPR[rs]) * (0^{32} || GPR[rt])
                 temp2 \leftarrow saturation(temp1 + (HI<sub>31..0</sub>)| LO<sub>31..0</sub>)
                 LO \leftarrow ((temp2_{63})^{32} II temp2_{63..32})
                 HI ← ((temp2_{31})^{32} II temp2_{31..0})
                 GPR[rd] \leftarrow HI
```
# **Exceptions:**



MFC0 rt, rd

#### **Description:**

The contents of coprocessor register  $rd$  of the CP0 are loaded into general register  $rt$ .

#### **Operation:**

32 T: data  $\leftarrow$  CPR [0, rd] T+1: GPR  $[rt] \leftarrow$  data 64 T: data  $\leftarrow$  CPR [0, rd] T+1:  $\text{ GPR [rt]} \leftarrow \left(\text{data}_{31}\right)^{32}$  II data $_{31...0}$ 

#### **Exceptions:**

Coprocessor unusable exception (in 64-bit/32-bit user and supervisor mode if CP0 not enabled)



MFHI rd

### **Description:**

The contents of special register HI are loaded into general register rd.

To ensure proper operation in the event of interruptions, the two instructions which follow a MFHI instruction may not be any of the instructions which modify the HI register: MULT, MULTU, DIV, DIVU, MTHI, DMULT, DMULTU, DDIV, DDIVU.

### **Operation:**

32, 64 T: GPR  $[rd] \leftarrow HI$ 

### **Exceptions:**



MFLO rd

#### **Description:**

The contents of special register LO are loaded into general register rd.

To ensure proper operation in the event of interruptions, the two instructions which follow a MFLO instruction may not be any of the instructions which modify the LO register: MULT, MULTU, DIV, DIVU, MTLO, DMULT, DMULTU, DDIV, DDIVU.

### **Operation:**

32, 64 T: GPR  $[rd] \leftarrow LO$ 

# **Exceptions:**



MTC0 rt, rd

#### **Description:**

The contents of general register rt are loaded into coprocessor register rd of coprocessor 0. Because the state of the virtual address translation system may be altered by this instruction, the operation of load instructions, store instructions, and TLB operations immediately prior to and after this instruction are undefined.

When using a register used by the MTC0 by means of instructions before and after it, refer to **APPENDIX B VR4120A COPROCESSOR 0 HAZARDS** and place the instructions in the appropriate location.

#### **Operation:**

32, 64 T: data ← GPR [rt] T+1: CPR  $[0, rd] \leftarrow data$ 

#### **Exceptions:**

Coprocessor unusable exception (in 64-bit/32-bit user and supervisor mode if CP0 not enabled)



MTHI rs

### **Description:**

The contents of general register rs are loaded into special register HI.

If a MTHI operation is executed following a MULT, MULTU, DIV, or DIVU instruction, but before any MFLO, MFHI, MTLO, or MTHI instructions, the contents of special register HI are undefined.

#### **Operation:**

32, 64 T-2: HI ← undefined T-1: HI ← undefined  $T:$  HI  $\leftarrow$  GPR [rs]

#### **Exceptions:**



MTLO rs

## **Description:**

The contents of general register rs are loaded into special register LO.

If an MTLO operation is executed following a MULT, MULTU, DIV, or DIVU instruction, but before any MFLO, MFHI, MTLO, or MTHI instructions, the contents of special register LO are undefined.

#### **Operation:**

32, 64 T-2: LO ← undefined T-1:  $LO \leftarrow$  undefined  $T: LO \leftarrow GPR$  [rs]

#### **Exceptions:**



MULT rs, rt

#### **Description:**

The contents of general registers  $rs$  and  $rt$  are multiplied, treating both operands as signed 32-bit integer. No integer overflow exception occurs under any circumstances.

In 64-bit mode, the operands must be valid 32-bit, sign-extended values.

When the operation completes, the low-order word of the double result is loaded into special register LO, and the high-order word of the double result is loaded into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of HI or LO from writes by a minimum of two other instructions.

#### **Operation:**



#### **Exceptions:**



MULTU rs, rt

### **Description:**

The contents of general register rs and the contents of general register rt are multiplied, treating both operands as unsigned values. No overflow exception occurs under any circumstances.

In 64-bit mode, the operands must be valid 32-bit, sign-extended values.

When the operation completes, the low-order word of the double result is loaded into special register LO, and the high-order word of the double result is loaded into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of HI or LO from writes by a minimum of two instructions.

# **Operation:**



#### **Exceptions:**



NOR rd, rs, rt

#### **Description:**

The contents of general register  $rs$  are combined with the contents of general register  $rt$  in a bit-wise logical NOR operation. The result is placed into general register rd.

#### **Operation:**

32, 64 T: GPR  $[rd] \leftarrow$  GPR  $[rs]$  nor GPR  $[rt]$ 

# **Exceptions:**



OR rd, rs, rt

### **Description:**

The contents of general register  $rs$  are combined with the contents of general register  $rt$  in a bit-wise logical OR operation. The result is placed into general register rd.

#### **Operation:**

32, 64 T: GPR  $[rd] \leftarrow$  GPR  $[rs]$  or GPR  $[rt]$ 

#### **Exceptions:**



ORI rt, rs, immediate

#### **Description:**

The 16-bit immediate is zero-extended and combined with the contents of general register rs in a bit-wise logical OR operation. The result is placed into general register  $rt$ .

#### **Operation:**

32 T: GPR  $[rt] \leftarrow GPR$   $[rs]_{31...16}$  II (immediate or GPR  $[rs]_{15...0}$ ) 64 T: GPR  $[rt] \leftarrow GPR$   $[rs]_{63...16}$  II (immediate or GPR  $[rs]_{15...0}$ )

## **Exceptions:**



SB rt, offset (base)

#### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The least-significant byte of register  $rt$  is stored at the effective address.

#### **Operation:**



### **Exceptions:**

TLB refill exception TLB invalid exception

TLB modification exception

Bus error exception

Address error exception



SD rt, offset (base)

#### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of general register  $rt$  are stored at the memory location specified by the effective address. If either of the three least-significant bits of the effective address are non-zero, an address error exception occurs. This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

#### **Operation:**



#### **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception Reserved instruction exception (32-bit user mode/supervisor mode)



SDL rt, offset (base)

#### **Description:**

This instruction can be used with the SDR instruction to store the contents of a register into eight consecutive bytes of memory, when the bytes cross a doubleword boundary. SDL stores the register into the appropriate part of the high-order doubleword of memory; SDR stores the register into the appropriate part of the low-order doubleword.

The SDL instruction adds its sign-extended 16-bit offset to the contents of general register base to form a virtual address that may specify an arbitrary byte. It alters only the word in memory that contains that byte. From one to four bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the most-significant byte of the register and copies it to the specified byte in memory; then it copies bytes from register to memory until it reaches the low-order byte of the word in memory.

No address error exceptions due to alignment are possible.


# **SDL Store Doubleword Left (2/3) SDL**

An address error exception is not occurred that specify address is not located in doubleword boundary. This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

#### **Operation:**



**SDL Store Doubleword Left (3/3) SDL**

Given a doubleword in a register and a doubleword in memory, the operation of SDL instruction is as follows:





**Remark** LEM Little-endian memory (BigEndianMem = 0)

Type AccessType (see **Table 2-3. Byte Specification Related to Load and Store Instructions**) sent to memory

Offset pAddr2..0 sent to memory

## **Exceptions:**

TLB refill exception

TLB invalid exception

TLB modification exception

Bus error exception

Address error exception

Reserved instruction exception (32-bit user mode/supervisor mode)



SDR rt, offset (base)

#### **Description:**

This instruction can be used with the SDL instruction to store the contents of a register into eight consecutive bytes of memory, when the bytes cross a boundary between two doublewords. SDR stores the register into the appropriate part of the low-order doubleword; SDL stores the register into the appropriate part of the low-order doubleword of memory.

The SDR instruction adds its sign-extended 16-bit offset to the contents of general register base to form a virtual address that may specify an arbitrary byte. It alters only the word in memory that contains that byte. From one to eight bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the least-significant byte of the register and copies it to the specified byte in memory; then it copies bytes from register to memory until it reaches the high-order byte of the word in memory. No address error exceptions due to alignment are possible.



# **SDR Store Doubleword Right (2/3) SDR**

An address error exception is not occurred that specify address is not located in doubleword boundary. This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

# **Operation:**



# **SDR Store Doubleword Right (3/3) SDR**

Given a doubleword in a register and a doubleword in memory, the operation of SDR instruction is as follows:





**Remark** LEM Little-endian memory (BigEndianMem = 0)

Type AccessType (see **Table 2-3. Byte Specification Related to Load and Store Instructions**) sent to memory

Offset pAddr2..0 sent to memory

#### **Exceptions:**

TLB refill exception

TLB invalid exception

TLB modification exception

Bus error exception

Address error exception

Reserved instruction exception (32-bit user mode/supervisor mode)



SH rt, offset (base)

#### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form an unsigned effective address. The least-significant halfword of register  $rt$  is stored at the effective address. If the least-significant bit of the effective address is non-zero, an address error exception occurs.

## **Operation:**



### **Exceptions:**

TLB refill exception TLB invalid exception

TLB modification exception

Bus error exception

Address error exception



SLL rd, rt, sa

#### **Description:**

The contents of general register rt are shifted left by sa bits, inserting zeros into the low-order bits.

The result is placed in register rd.

In 64-bit mode, the 32-bit result is sign-extended when placed in the destination register. It is sign extended for all shift amounts, including zero; SLL with zero shift amount truncates a 64-bit value to 32 bits and then sign extends this 32-bit value. SLL, unlike nearly all other word operations, does not require an operand to be a properly signextended word value to produce a valid sign-extended word result.

#### **Operation:**

32 T: GPR  $[rd]$  ← GPR  $[rt]$ <sub>31 - sa...0</sub>  $[|0]$ <sup>sa</sup> 64 T:  $s \leftarrow 0$  || sa temp  $\leftarrow$  GPR [rt]<sub>31 - s...0</sub> || 0<sup>s</sup> GPR [rd]  $\leftarrow$  (temp $_{31})^{32}$  II temp

#### **Exceptions:**

None

**Caution SLL with a shift amount of zero may be treated as a NOP by some assemblers, at some optimization levels. If using SLL with a purpose of sign-extension, check the assembler specification.**



SLLV rd, rt, rs

#### **Description:**

The contents of general register rt are shifted left the number of bits specified by the low-order five bits contained in general register rs, inserting zeros into the low-order bits.

The result is placed in register rd.

In 64-bit mode, the 32-bit result is sign-extended when placed in the destination register. It is sign extended for all shift amounts, including zero; SLLV with zero shift amount truncates a 64-bit value to 32 bits and then sign extends this 32-bit value. SLLV, unlike nearly all other word operations, does not require an operand to be a properly signextended word value to produce a valid sign-extended word result.

#### **Operation:**

32 T:  $s \leftarrow$  GPR  $[rs]_{4...0}$  $\text{GPR}\text{ [rd]} \leftarrow \text{GPR}\text{ [rt]}_{(31\text{ -s)}\dots0}\ \mathsf{II}\ 0^\mathrm{s}$ 64 T:  $s \leftarrow 0$  || GPR  $[rs]_{4...0}$ temp  $\leftarrow$  GPR [rt](31 - s)...0  $\parallel$  0<sup>s</sup> GPR [rd]  $\leftarrow$  (temp  $_{31})^{32}$  II temp

#### **Exceptions:**

None

**Caution SLLV with a shift amount of zero may be treated as a NOP by some assemblers, at some optimization levels. If using SLLV with a purpose of sign-extension, check the assembler specification.**



SLT rd, rs, rt

#### **Description:**

The contents of general register  $rt$  are subtracted from the contents of general register  $rs$ . Considering both quantities as signed integers, if the contents of general register  $rs$  are less than the contents of general register  $rt$ , the result is set to one; otherwise the result is set to zero.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

#### **Operation:**



#### **Exceptions:**



SLTI rt, rs, immediate

#### **Description:**

The 16-bit immediate is sign-extended and subtracted from the contents of general register rs. Considering both quantities as signed integers, if rs is less than the sign-extended *immediate*, the result is set to 1; otherwise the result is set to 0.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

#### **Operation:**

32 T: if GPR  $[rs] < (immediate_{15})^{16}$  || immediate<sub>15...0</sub> then GPR  $[rt] \leftarrow 0^{31}$  || 1 else  $GPR [rt] \leftarrow 0^{32}$ endif 64 T: if GPR  $[rs] < (immediate_{15})^{48}$  || immediate 15...0 then  $GPR$  [rt]  $\leftarrow 0^{63}$  || 1 else  $GPR [rt] \leftarrow 0^{64}$ endif

#### **Exceptions:**



SLTIU rt, rs, immediate

#### **Description:**

The 16-bit immediate is sign-extended and subtracted from the contents of general register rs. Considering both quantities as unsigned integers, if rs is less than the sign-extended immediate, the result is set to 1; otherwise the result is set to 0.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

#### **Operation:**

32 T: if (0  $\parallel$  GPR [rs]) < (0  $\parallel$  (immediate<sub>15)</sub><sup>16</sup>  $\parallel$  immediate<sub>15.00</sub>) then GPR  $[rt] \leftarrow 0^{31}$  || 1 else  $GPR [rt] \leftarrow 0^{32}$ endif 64 T: if (0  $\parallel$  GPR [rs]) < (0  $\parallel$  (immediate<sub>15)</sub><sup>48</sup>  $\parallel$  immediate<sub>15...0</sub>) then  $GPR [rt] \leftarrow 0^{63}$  || 1 else  $GPR [rt] \leftarrow 0^{64}$ endif

#### **Exceptions:**



SLTU rd, rs, rt

#### **Description:**

The contents of general register  $rt$  are subtracted from the contents of general register  $rs$ . Considering both quantities as unsigned integers, if the contents of general register rs are less than the contents of general register  $rt$ , the result is set to 1; otherwise the result is set to 0.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

#### **Operation:**

32 T: if (0 || GPR [rs]) < 0 || GPR [rt] then GPR [rd]  $\leftarrow 0^{31}$  || 1 else  $GPR$  [rd]  $\leftarrow 0^{32}$ endif 64 T: if (0 || GPR [rs]) < 0 || GPR [rt] then  $GPR$  [rd]  $\leftarrow 0^{63}$  || 1 else  $GPR$  [rd]  $\leftarrow 0^{64}$ endif

#### **Exceptions:**



SRA rd, rt, sa

#### **Description:**

The contents of general register rt are shifted right by sa bits, sign-extending the high-order bits.

The result is placed in register rd.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

#### **Operation:**

32 T: GPR [rd] ← (GPR [rt] <sub>31</sub>)<sup>sa</sup> ll GPR [rt]<sub>31...sa</sub> 64 T:  $s \leftarrow 0$  || sa temp  $\leftarrow$  (GPR [rt] $_{31})^{\text{s}}$  II GPR [rt] $_{31...{\text{s}}}$ GPR [rd]  $\leftarrow$  (temp $_{31}$ ) $^{32}$  II temp

#### **Exceptions:**



SRAV rd, rt, rs

#### **Description:**

The contents of general register  $rt$  are shifted right by the number of bits specified by the low-order five bits of general register rs, sign-extending the high-order bits.

The result is placed in register rd.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

#### **Operation:**

32 T:  $s \leftarrow$  GPR [rs] $4...0$  $\mathsf{GPR}\:[\mathsf{rd}] \leftarrow \left(\mathsf{GPR}\:[\mathsf{rt}]_{31}\right)^\mathsf{s} \mathsf{II}\; \mathsf{GPR}\:[\mathsf{rt}]_{31\ldots \mathsf{s}}$ 64 T:  $s \leftarrow$  GPR [rs] $4...0$ temp  $\leftarrow$  (GPR [rt] $_{31})^{\text{s}}$  II GPR [rt] $_{31...{\text{s}}}$ GPR [rd]  $\leftarrow$  (temp $_{31})^{32}$  II temp

#### **Exceptions:**



SRL rd, rt, sa

#### **Description:**

The contents of general register rt are shifted right by sa bits, inserting zeros into the high-order bits.

The result is placed in register rd.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

#### **Operation:**

32 T: GPR  $[rd] \leftarrow 0^{\text{sa}} \parallel \text{GPR} \left[ \text{rt} \right]_{31\dots \text{sa}}$ 64 T:  $s \leftarrow 0$  || sa temp  $\leftarrow 0^{\text{s}}$  II GPR [rt] $_{31...s}$ GPR [rd]  $\leftarrow$  (temp $_{31})^{32}$  II temp

### **Exceptions:**



SRLV rd, rt, rs

#### **Description:**

The contents of general register  $rt$  are shifted right by the number of bits specified by the low-order five bits of general register rs, inserting zeros into the high-order bits.

The result is placed in register rd.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

# **Operation:**



# **Exceptions:**



**STANDBY** 

#### **Description:**

STANDBY instruction starts mode transition from Fullspeed mode to Standby mode.

When the STANDBY instruction finishes the WB stage, this processor wait by the SysAD bus is idle state, after then the internal clocks will shut down, thus freezing the pipeline. The PLL, Timer/Interrupt clocks and the internal bus clocks (TClock and MasterOut) will continue to run.

Once this processor is in Standby mode, any interrupt, including the internally generated timer interrupt, NMI, Soft Reset, and Cold Reset will cause this processor to exit Standby mode and to enter Fullspeed mode.

## **Operation:**

32, 64 T:

T+1: Standby operation ()

#### **Exceptions:**

Coprocessor unusable exception

**Remark** Refer to **Section 2.7.3.1 Power modes** for details about the operation of the peripheral units at mode transition.



SUB rd, rs, rt

#### **Description:**

The contents of general register  $rt$  are subtracted from the contents of general register  $rs$  to form a result. The result is placed into general register rd. In 64-bit mode, the operands must be valid sign-extended, 32-bit values. The only difference between this instruction and the SUBU instruction is that SUBU never traps on overflow. An integer overflow exception takes place if the carries out of bits 30 and 31 differ (2's complement overflow). The destination register rd is not modified when an integer overflow exception occurs.

#### **Operation:**

32 T: GPR  $[rd] \leftarrow$  GPR  $[rs]$  - GPR  $[rt]$ 64 T: temp  $\leftarrow$  GPR [rs] - GPR [rt] GPR [rd]  $\leftarrow$  (temp $_{31})^{32}$  II temp $_{31...0}$ 

#### **Exceptions:**

Integer overflow exception



SUBU rd, rs, rt

#### **Description:**

The contents of general register rt are subtracted from the contents of general register rs to form a result. The result is placed into general register rd.

In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

The only difference between this instruction and the SUB instruction is that SUBU never traps on overflow.

#### **Operation:**

32 T: GPR  $[rd] \leftarrow GPR [rs] - GPR [rt]$ 

64 T:  $temp \leftarrow GPR [rs] - GPR [rt]$ GPR [rd]  $\leftarrow$  (temp $_{31})^{32}$  II temp $_{31...0}$ 

#### **Exceptions:**



**SUSPEND** 

### **Description:**

SUSPEND instruction starts mode transition from Fullspeed mode to Suspend mode.

When the SUSPEND instruction finishes the WB stage, this processor wait by the SysAD bus is idle state, after then the internal clocks including the TClock will shut down, thus freezing the pipeline. The PLL, Timer/Interrupt clocks and MasterOut, will continue to run.

Once this processor is in Suspend mode, any interrupt, including the internally generated timer interrupt, NMI, Soft Reset and Cold Reset will cause this processor to exit Suspend mode and to enter Fullspeed mode.

#### **Operation:**

32, 64 T:

T+1: Suspend Operation ()

#### **Exceptions:**

Coprocessor unusable exception

**Remark** Refer to **Section 2.6.3.1 Power modes** for details about the operation of the peripheral units at mode transition.



SW rt, offset (base)

#### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The contents of general register rt are stored at the memory location specified by the effective address. If either of the two least-significant bits of the effective address are non-zero, an address error exception occurs.

#### **Operation:**



# **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception



SWL rt, offset (base)

#### **Description:**

This instruction can be used with the SWR instruction to store the contents of a register into four consecutive bytes of memory, when the bytes cross a word boundary. SWL stores the register into the appropriate part of the highorder word of memory; SWR stores the register into the appropriate part of the low-order word.

The SWL instruction adds its sign-extended 16-bit offset to the contents of general register base to form a virtual address that may specify an arbitrary byte. It alters only the word in memory that contains that byte. From one to four bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the most-significant byte of the register and copies it to the specified byte in memory; then it copies bytes from register to memory until it reaches the low-order byte of the word in memory.

No address error exceptions due to alignment are possible.



# **SWL Store Word Left (2/3) SWL**

## **Operation:**



**SWL Store Word Left (3/3) SWL**

Given a doubleword in a register and a doubleword in memory, the operation of SWL is as follows:





**Remark** LEM Little-endian memory (BigEndianMem = 0)

Type AccessType (see **Table 2-3. Byte Specification Related to Load and Store Instructions**) sent to memory

Offset pAddr2..0 sent to memory

### **Exceptions:**

TLB refill exception

TLB invalid exception

TLB modification exception

Bus error exception

Address error exception



SWR rt, offset (base)

#### **Description:**

This instruction can be used with the SWL instruction to store the contents of a register into four consecutive bytes of memory, when the bytes cross a boundary between two words. SWR stores the register into the appropriate part of the low-order word; SWL stores the register into the appropriate part of the low-order word of memory.

The SWR instruction adds its sign-extended 16-bit offset to the contents of general register base to form a virtual address that may specify an arbitrary byte. It alters only the word in memory that contains that byte. From one to four bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the least-significant (rightmost) byte of the register and copies it to the specified byte in memory; then copies bytes from register to memory until it reaches the high-order byte of the word in memory. No address error exceptions due to alignment are possible.



# **SWR Store Word Right (2/3) SWR**

# **Operation:**



# **SWR Store Word Right (3/3) SWR**

Given a doubleword in a register and a doubleword in memory, the operation of SWR instruction is as follows:





**Remark** LEM Little-endian memory (BigEndianMem = 0)

Type AccessType (see **Table 2-3. Byte Specification Related to Load and Store Instructions**) sent to memory

Offset pAddr2..0 sent to memory

#### **Exceptions:**

TLB refill exception

TLB invalid exception

TLB modification exception

Bus error exception

Address error exception



**SYNC** 

### **Description:**

The SYNC instruction is executed as a NOP on the VR4121. This operation maintains compatibility with code compiled for the VR4000.

This instruction is defined to maintain the compatibility with VR4000 and VR4400.

#### **Operation:**

32, 64 T: SyncOperation ( )

#### **Exceptions:**



**SYSCALL** 

#### **Description:**

A system call exception occurs, immediately and unconditionally transferring control to the exception handler. The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Operation:**

32, 64 T: SystemCallException

#### **Exceptions:**

System Call exception



TEQ rs, rt

### **Description:**

The contents of general register  $rt$  are compared to general register  $rs$ . If the contents of general register  $rs$  are equal to the contents of general register  $rt$ , a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

## **Operation:**

32, 64 T: if GPR [rs] = GPR [rt] then **TrapException** endif

#### **Exceptions:**

Trap exception

**570** Preliminary User's Manual S15543EJ1V0UM



TEQI rs, immediate

#### **Description:**

The 16-bit immediate is sign-extended and compared to the contents of general register rs. If the contents of general register rs are equal to the sign-extended immediate, a trap exception occurs.

#### **Operation:**



# **Exceptions:**



TGE rs, rt

#### **Description:**

The contents of general register rt are compared to the contents of general register rs. Considering both quantities as signed integers, if the contents of general register rs are greater than or equal to the contents of general register rt, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

### **Operation:**

32, 64 T: if GPR  $[rs] \geq$  GPR  $[rt]$  then **TrapException** endif

#### **Exceptions:**



TGEI rs, immediate

#### **Description:**

The 16-bit immediate is sign-extended and compared to the contents of general register rs. Considering both quantities as signed integers, if the contents of general register rs are greater than or equal to the sign-extended immediate, a trap exception occurs.

#### **Operation:**



#### **Exceptions:**



# **TGEIU Trap If Greater Than Or Equal Immediate Unsigned TGEIU**

#### **Format:**

TGEIU rs, immediate

#### **Description:**

The 16-bit immediate is sign-extended and compared to the contents of general register rs. Considering both quantities as unsigned integers, if the contents of general register rs are greater than or equal to the sign-extended immediate, a trap exception occurs.

#### **Operation:**



### **Exceptions:**



TGEU rs, rt

#### **Description:**

The contents of general register rt are compared to the contents of general register rs. Considering both quantities as unsigned integers, if the contents of general register rs are greater than or equal to the contents of general register  $rt$ , a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

# **Operation:**

32, 64 T: if (0 || GPR [rs])  $\ge$  (0 || GPR [rt]) then **TrapException** endif

#### **Exceptions:**



TLBP

#### **Description:**

The Index register is loaded with the address of the TLB entry whose contents match the contents of the EntryHi register. If no TLB entry matches, the high-order bit of the Index register is set.

The architecture does not specify the operation of memory references associated with the instruction immediately after a TLBP instruction, nor is the operation specified if more than one TLB entry matches.

# **Operation:**



## **Exceptions:**

Coprocessor unusable exception


TLBR

# **Description:**

The EntryHi and EntryLo registers are loaded with the contents of the TLB entry pointed at by the contents of the TLB Index register.

The G bit (which controls ASID matching) read from the TLB is written into both of the EntryLo0 and EntryLo1 registers. The operation is invalid (and the results are unspecified) if the contents of the TLB Index register are greater than the number of TLB entries in the processor.

#### **Operation:**



# **Exceptions:**

Coprocessor unusable exception



**TLBWI** 

### **Description:**

The TLB entry pointed at by the contents of the TLB Index register is loaded with the contents of the EntryHi and EntryLo registers.

The G bit of the TLB is written with the logical AND of the G bits in the EntryLo0 and EntryLo1 registers.

The operation is invalid (and the results are unspecified) if the contents of the TLB Index register are greater than the number of TLB entries in the processor.

# **Operation:**

32, 64 T: TLB  $[Index_{5...0}] \leftarrow$ 

PageMask II (EntryHi and not PageMask) II EntryLo1 II EntryLo0

#### **Exceptions:**

Coprocessor unusable exception



TLBWR

#### **Description:**

The TLB entry pointed at by the contents of the TLB Random register is loaded with the contents of the EntryHi and EntryLo registers.

The G bit of the TLB is written with the logical AND of the G bits in the EntryLo0 and EntryLo1 registers.

#### **Operation:**

32, 64 T: TLB  $[Random_{5...0}] \leftarrow$ 

PageMask II (EntryHi and not PageMask) II EntryLo1 II EntryLo0

#### **Exceptions:**

Coprocessor unusable exception



TLT rs, rt

#### **Description:**

The contents of general register  $rt$  are compared to general register  $rs$ . Considering both quantities as signed integers, if the contents of general register  $rs$  are less than the contents of general register  $rt$ , a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

# **Operation:**

32, 64 T: if GPR [rs] < GPR [rt] then **TrapException** endif

### **Exceptions:**



TLTI rs, immediate

#### **Description:**

The 16-bit immediate is sign-extended and compared to the contents of general register rs. Considering both quantities as signed integers, if the contents of general register rs are less than the sign-extended immediate, a trap exception occurs.

### **Operation:**



# **Exceptions:**



TLTIU rs, immediate

### **Description:**

The 16-bit immediate is sign-extended and compared to the contents of general register rs. Considering both quantities as unsigned integers, if the contents of general register rs are less than the sign-extended immediate, a trap exception occurs.

### **Operation:**



# **Exceptions:**



TLTU rs, rt

#### **Description:**

The contents of general register  $rt$  are compared to general register  $rs$ . Considering both quantities as unsigned integers, if the contents of general register  $rs$  are less than the contents of general register  $rt$ , a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

# **Operation:**

32, 64 T: if  $(0 \text{ } || \text{ GPR [rs]}) < (0 \text{ } || \text{ GPR [rt]})$  then **TrapException** endif

### **Exceptions:**



TNE rs, rt

# **Description:**

The contents of general register  $rt$  are compared to general register  $rs$ . If the contents of general register  $rs$  are not equal to the contents of general register  $rt$ , a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Operation:**

32, 64 T: if GPR  $[rs] \neq GPR [rt]$  then **TrapException** endif

#### **Exceptions:**



TNEI rs, immediate

### **Description:**

The 16-bit immediate is sign-extended and compared to the contents of general register rs. If the contents of general register rs are not equal to the sign-extended immediate, a trap exception occurs.

### **Operation:**



# **Exceptions:**



XOR rd, rs, rt

# **Description:**

The contents of general register  $rs$  are combined with the contents of general register  $rt$  in a bit-wise logical exclusive OR operation.

The result is placed into general register rd.

#### **Operation:**

32, 64 T: GPR  $[rd] \leftarrow$  GPR  $[rs]$  xor GPR  $[rt]$ 

# **Exceptions:**

None



XORI rt, rs, immediate

#### **Description:**

The 16-bit immediate is zero-extended and combined with the contents of general register rs in a bit-wise logical exclusive OR operation.

The result is placed into general register  $rt$ .

#### **Operation:**

32 T: GPR  $[rt] \leftarrow GPR$   $[rs]$  xor  $(0^{16} \text{ || immediate})$ 64 T: GPR  $[rt] \leftarrow$  GPR  $[rs]$  xor (0<sup>48</sup> || immediate)

# **Exceptions:**

None

# **A.6 CPU Instruction Opcode Bit Encoding**

Figure A-1 lists the VR4120A Opcode Bit Encoding.







#### **SPECIAL function**



#### 18...16 **REGIMM rt**





#### **Figure A-1. VR4120AOpcode Bit Encoding (2/2)**

#### **Key:**

- \* Operation codes marked with an asterisk cause reserved instruction exceptions in all current implementations and are reserved for future versions of the architecture.
- $\gamma$  Operation codes marked with a gamma cause a reserved instruction exception. They are reserved for future versions of the architecture.
- δ Operation codes marked with a delta are valid only for VR4400 Series processors with CP0 enabled, and cause a reserved instruction exception on other processors.
- φ Operation codes marked with a phi are invalid but do not cause reserved instruction exceptions in VR4121 implementations.
- ξ Operation codes marked with a xi cause a reserved instruction exception on VR4121 processor.
- χ Operation codes marked with a chi are valid on VR4000 Series only.
- ε Operation codes marked with epsilon are valid when the processor operating as a 64-bit processor. These instructions will cause a reserved instruction exception if 64-bit operation is not enabled.
- $\pi$  Operation codes marked with a pi are invalid and cause coprocessor unusable exception.
- θ Operation codes marked with a theta are valid when MIPS16 instruction execution is enabled, and cause a reserved instruction exception when MIPS16 instruction execution is disabled.

#### **APPENDIX B VR4120A COPROCESSOR 0 HAZARDS**

The VR4120A core avoids contention of its internal resources by causing a pipeline interlock in such cases as when the contents of the destination register of an instruction are used as a source in the succeeding instruction. Therefore, instructions such as NOP must not be inserted between instructions.

However, interlocks do not occur on the operations related to the CP0 registers and the TLB. Therefore, contention of internal resources should be considered when composing a program that manipulates the CP0 registers or the TLB. The CP0 hazards define the number of NOP instructions that is required to avoid contention of internal resources, or the number of instructions unrelated to contention. This chapter describes the CP0 hazards.

The CP0 hazards of the VR4120A core are as or less stringent than those of the VR4000. Table B-1 lists the Coprocessor 0 hazards of the VR4120A core. Code that complies with these hazards will run without modification on the V<sub>R4000</sub>.

The contents of the CP0 registers or the bits in the "Source" column of this table can be used as a source after they are fixed.

The contents of the CP0 registers or the bits in the "Destination" column of this table can be available as a destination after they are stored.

Based on this table, the number of NOP instructions required between instructions related to the TLB is computed by the following formula, and so is the number of instructions unrelated to contention:

(Destination Hazard number of A) – [(Source Hazard number of B) + 1]

As an example, to compute the number of instructions required between an MTC0 and a subsequent MFC0 instruction, this is:

 $(5) - (3 + 1) = 1$  instruction

The CP0 hazards do not generate interlocks of pipeline. Therefore, the required number of instruction must be controlled by program.



#### **Table B-1. VR4120A CPU Coprocessor 0 Hazards**

**Cautions 1. If the setting of the K0 bit in the Config register is changed to uncached mode by MTC0, the accessed memory area is switched to the uncached one at the instruction fetch of the third instruction after MTC0.**

**2. A stall of several instructions occurs if a jump or branch instruction is executed immediately after the setting of the ITS bit in the Status register.**

**Remarks 1.** The instruction following MTC0 must not be MFC0.

- **2.** The five instructions following MTC0 to Status register that changes KSU and sets EXL and ERL may be executed in the new mode, and not kernel mode. This can be avoided by setting EXL first, leaving KSU set to kernel, and later changing KSU.
- **3.** There must be two non-load, non-CACHE instructions between a store and a CACHE instruction directed to the same primary cache line as the store.

The status during execution of the following instruction for which CP0 hazards must be considered is described below.

#### **(1) MTC0**



# **(2) MFC0**



#### **(3) TLBR**



#### **(4) TLBWI, TLBWR**



#### **(5) TLBP**



#### **(6) ERET**



#### **(7) CACHE Index Load Tag**

Destination: The completion of writing the results of execution of this instruction to the related registers.

#### **(8) CACHE Index Store Tag**

Source: The confirmation of registers containing information necessary for executing this instruction.

#### **(9) Coprocessor Usable Test**

Source: The confirmation of modes set by the bits of the CP0 registers in the "Source" column.

- **Examples 1.** When accessing the CP0 registers in User mode after the contents of the CU0 bit of the Status register are modified, or when executing an instruction such as TLB instructions, CACHE instructions, or branch instructions that use the resource of the CP0.
	- **2.** When accessing the CP0 registers in the operating mode set in the Status register after the KSU, EXL, and ERL bits of the Status register are modified.

#### **(10) Instruction Fetch**

Source: The confirmation of the operating mode and TLB necessary for instruction fetch.

- **Examples 1.** When changing the operating mode from User to Kernel and fetching instructions after the KSU, EXL, and ERL bits of the Status register are modified.
	- **2.** When fetching instructions using the modified TLB entry after TLB modification.

#### **(11) Instruction Fetch Exception**

Destination: The completion of writing to registers containing information related to the exception when an exception occurs on instruction fetch.

#### **(12) Interrupts**

Source: The confirmation of registers judging the condition of occurrence of interrupt when an interrupt factor is detected.

#### **(13) Loads/Sores**

- Source: The confirmation of the operating mode related to the address generation of Load/Store instructions, TLB entries, the cache mode set in the K0 bit of the Config register, and the registers setting the condition of occurrence of a Watch exception. **Example** When Loads/Stores are executed in the kernel field after changing the mode from User to
- Kernel.

#### **(14) Load/Store Exception**

Destination: The completion of writing to registers containing information related to the exception when an exception occurs on load or store operation.

#### **(15) TLB Shutdown**

Destination: The completion of writing to the TS bit of the Status register when a TLB shutdown occurs.

Table B-2 indicates examples of calculation.



# **Table B-2. Calculation Example of CP0 Hazard and Number of Instructions Inserted**

**Note** The number of hazards is undefined if the instruction execution sequence is changed by exceptions. In such a case, the minimum number of hazards until the IE bit value is confirmed may be the same as the maximum number of hazards until an interrupt request occurs that is pending and enabled.

# Е

# **Facsimile Message**



Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.



#### **Hong Kong, Philippines, Oceania** NEC Electronics Hong Kong Ltd. Corporate Communications Dept. Fax: +852-2886-9022/9044 **Korea** NEC Electronics Hong Kong Ltd. Seoul Branch Fax: +82-2-528-4411 **Taiwan** NEC Electronics Taiwan Ltd. Fax: +886-2-2719-5951 **North America** NEC Electronics Inc. Fax: +1-800-729-9288 +1-408-588-6130 **Europe** NEC Electronics (Europe) GmbH Market Communication Dept. Fax: +49-211-6503-274 **South America** NEC do Brasil S.A. Fax: +55-11-6462-6829 **Asian Nations except Philippines** NEC Electronics Singapore Pte. Ltd. Fax: +65-250-3583 **Japan** NEC Semiconductor Technical Hotline Fax: +81- 44-435-9608

I would like to report the following error/make the following suggestion:

Document title:  $\__$ 

**Address** 

Document number: Page number:

If possible, please fax the referenced page or drawing.



CS 01.11

Free Manuals Download Website [http://myh66.com](http://myh66.com/) [http://usermanuals.us](http://usermanuals.us/) [http://www.somanuals.com](http://www.somanuals.com/) [http://www.4manuals.cc](http://www.4manuals.cc/) [http://www.manual-lib.com](http://www.manual-lib.com/) [http://www.404manual.com](http://www.404manual.com/) [http://www.luxmanual.com](http://www.luxmanual.com/) [http://aubethermostatmanual.com](http://aubethermostatmanual.com/) Golf course search by state [http://golfingnear.com](http://www.golfingnear.com/)

Email search by domain

[http://emailbydomain.com](http://emailbydomain.com/) Auto manuals search

[http://auto.somanuals.com](http://auto.somanuals.com/) TV manuals search

[http://tv.somanuals.com](http://tv.somanuals.com/)