OKI Semiconductor

MSM80C154S/83C154S

CMOS 8-bit Microcontroller

GENERAL DESCRIPTION

The MSM80C154S/MSM83C154S, designed for the high speed version of the existing MSM80C154/MSM83C154, is a higher performance 8-bit microcontroller providing low-power consumption.

The MSM80C154S/MSM83C154S covers the functions and operating range of the existing MSM80C154/83C154/80C51F/80C31F.

The MSM80C154S is identical to the MSM83C154S except it does not contain the internal program memory (ROM).

FEATURES

• Operating range

Operating frequency : 0 to 3 MHz (V_{cc} =2.2 to 6.0 V)

0 to 12 MHz (V_{cc} =3.0 to 6.0 V) 0 to 24 MHz (V_{cc} =4.5 to 6.0 V)

Operating voltage : 2.2 to 6.0 V

Operating temperature : -40 to +85°C (Operation at +125°C conforms to

the other specification.)

• Fully static circuit

• Upward compatible with the MSM80C51F/80C31F

• On-chip program memory : 16K words x 8 bits ROM (MSM83C154S only)

On-chip data memory
External program memory address space
External data memory address space
64K bytes ROM (Max)
I/O ports
4 ports x 8 bits

(Port 1, 2, 3, impedance programmable) : 32 • 16-bit timer/counters : 3

• Multifunctional serial port : I/O Expansion mode

: UART mode (featuring error detection)

 6-source 2-priority level Interrupt and multi-level

Interrupt available by programming IP and IE registers

Memory-mapped special function registers

Bit addressable data memory and SFRs

• Minimum instruction cycle : 500 ns @ 24 MHz operation

• Standby functions : Power-down mode (oscillator stop)

Activated by software or hardware; providing

ports with floating or active status

The software power-down stet mode is terminated by interrupt signal enabling execution from

the interrupted address.

• Package options

40-pin plastic DIP (DIP40-P-600-2.54) : (Product name: MSM80C154SRS/

MSM83C154S-xxxRS)

44-pin plastic QFP (QFP44-P-910-0.80-2K): (Product name: MSM80C154SGS-2K/

MSM83C154S-xxxGS-2K)


44-pin QFJ (QFJ44-P-S650-1.27) : (Product name: MSM80C154SJS/

MSM83C154S-xxxJS)


44-pin TQFP (TQFP44-P-1010-0.80-K) : (Product name: MSM80C154STS-K/

MSM83C154S-xxxTS-K)

xxx: indicates the code number




PIN CONFIGURATION (TOP VIEW)




40-Pin Plastic DIP

PIN CONFIGURATION (Continued)



NC: No-connection pin


44-Pin Plastic QFP



NC: No-connection pin

44-Pin Plastic TQFP

PIN CONFIGURATION (Continued)



NC: No-connection pin

44-Pin Plastic QFJ

PIN DESCRIPTIONS

Symbol	Descriptipn
P0.0 to P0.7	Bidirectional I/O ports. They are also the data/address bus (input/output of data and output of lower 8-bit address when external memory is accessed). They are open-drain outputs when used as I/O ports, but 3-state outputs when used as data/address bus.
P1.0 to P1.7	P1.0 to P1.7 are quasi-bidirectional I/O ports. They are pulled up internally when used as input ports. Two of them have the following secondary functions: •P1.0 (T2) : used as external clock input pins for the timer/counter 2. •P1.1 (T2EX) : used as trigger input for the timer/counter 2 to be reloaded or captured; causing the timer/counter 2 interrupt.
P2.0 to P2.7	P2.0 to P2.7 are quasi-bidirectional I/O ports. They also output the higher 8-bit address when an external memory is accessed. They are pulled up internally when used as input ports.
P3.0 to P3.7	P3.0 to P3.7 are quasi-bidirectional I/O ports. They are pulled up internally when used as input ports. They also have the following secondary functions: •P3.0 (RXD) Social data input (output in the I/O expansion mode and social data input in the I/O expansion mode and the I/O expan
	Serial data input/output in the I/O expansion mode and serial data input in the UART mode when the serial port is used. •3.1 (TXD)
	Synchronous clock output in the I/O expansion mode and serial data output in the UART mode when the serial port is used. •3.2 (INTO)
	Used as input pin for the external interrupt 0, and as count-up control pin for the timer/counter 0. •3.3 (INT1)
	Used as input pin for the external interrupt 1, and as count-up control pin for the timer/counter 1. •3.4 (T0) Used as external clock input pin for the timer/counter 0.
	•3.5 (T1) Used as external clock input pin for the timer/counter 1 and power-down-mode control input pin.
	•3.6 (WR) Output of the write-strobe signal when data is written into external data memory.
	•3.7 (RD) Output of the read-strobe signal when data is read from external data memory.
ALE	Address latch enable output for latching the lower 8-bit address during external memory access. Two ALE pulses are activated per machine cycle except during external data memory access at which time one ALE pulse is skipped.
PSEN	Program store enable output which enables the external memory output to the bus during external program memory access. Two PSEN pulses are activated per machine cycle except during external data memory access at which two PSEN pulses are skipped.
ĒĀ	When \overline{EA} is held at "H" level, the MSM 83C154S executes instructions from internal program memory at address 0000H to 3FFFH, and executes instructions from external program memory above address 3FFFH. When \overline{EA} is held at "L" level, the MSM80C154S/MSM83C154S executes instructions from external program memory for all addresses.

PIN Descriptions (Continued)

Symbol	Descriptipn
RESET	If this pin remains "H" for at least one machine cycle, the MSM80C154S/MSM83C154S is reset. Since this pin is pulled down internally, a power-on reset is achieved by simply connecting a capacitor between V_{CC} and this pin.
XTAL1	Oscillator inverter input pin. External clock is input through XTAL1 pin.
XTAL2	Oscillator inverter output pin.
V _{CC}	Power supply pin during both normal operation and standby operations.
V _{SS}	GND pin.

REGISTERS

Diagram of Special Function Registers

REGISTER				BIT AD	DRESS				DIRECT
NAME	b7	b6	b5	b4	b3	b2	b1	b0	ADDRESS
IOCON	FF	FE	FD	FC	FB	FA	F9	F8	0F8H (248)
В	F7	F6	F5	F4	F3	F2	F1	F0	0F0H (240)
ACC	E7	E6	E5	E4	E3	E2	E1	E0	0E0H (224)
PSW	D7	D6	D5	D4	D3	D2	D1	D0	0D0H (208)
TH2									0CDH (205)
TL2									0CCH (204)
RCAP2H									0CBH (203)
RCAP2L									0CAH (202)
T2CON	CF	CE	CD	CC	СВ	CA	C9	C8	0C8H (200)
IP	BF	BE	BD	ВС	BB	BA	В9	B8	0B8H (184)
P3	B7	В6	B5	B4	В3	B2	B1	В0	0B0H (176)
IE	AF	AE	AD	AC	AB	AA	A9	A8	0A8H (168)
P2	A7	A6	A5	A4	A3	A2	A1	A0	0A0H (160)
SBUF									99H (153)
SCON	9F	9E	9D	9C	9B	9A	99	98	98H (152)
P1	97	96	95	94	93	92	91	90	90H (144)
TH1									8DH (141)
TH0									8CH (140)
TL1									8BH (139)
TL0									8AH (138)
TMOD									89H (137)
TCON	8F	8E	8D	8C	8B	8A	89	88	88H (136)
PCON									87H (135)
DPH									83H (131)
DPL									82H (130)
SP									81H (129)
P0	87	86	85	84	83	82	81	80	80H (128)

Special Function Registers

Timer mode register (TMOD)

NA 54E	4000500	MSB							LSB
NAME	ADDRESS	7	6	5	4	3	2	1	0
TMOD	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0
BIT LOCATION	FLAG				FUN	CTION			
TMOD.0	M0	M1	M0	Timer/co	unter 0 m	ode setting			
		0	0	8-bit time	er/counter	with 5-bit	prescalar.		
		0	1	16-bit tin	ner/counte	er.			
		1	0	8-bit time	er/counter	with 8-bit	auto reloa	ding.	
TMOD.1	M1	1	1	and TH0		parated into er/counter arry.			
TMOD.2	C/T	XTAL1•2 C/T = "0".	divided by	/ 12 clocks	is the inp	n control bi ut applied t is the input	o timer/co		
TMOD.3	GATE	control th	ne start an is "1", tim	d stop of ti er/counter	mer/count 0 starts co	I (timer cor ter 0 counti ounting who ops countir	ng. en both th	e TR0 bit o	of TCON
TMOD.4	M0	M1	M0	Timer/co	unter 1 m	ode setting			
		0	0	8-bit time	er/counter	with 5-bit	prescalar.		
		0	1	16-bit tin	ner/counte	er er			
TMOD E	N/14	1	0	8-bit time	er/counter	with 8-bit	auto reloa	ding.	
TMOD.5	M1	1	1	Timer/co	unter 1 op	eration sto	pped.		
TMOD.6	C/T	XTAL1•2 C/T = "0".	divided by	/ 12 clocks	is the inp	n control bi ut applied t is the input	o timer/co		
TMOD.7	GATE	When this timer/cou	s bit is "0", inter 1 cou is "1", tim	unting. er/counter	1 starts co	l is used to ounting who ops countin	en both th	e TR1 bit o	of TCON

Power control register (PCON)

NAME	ADDRESS	MSB							LSB
NAIVIE	ADDRESS	7	6	5	4	3	2	1	0
PCON	87H	SMOD	HPD	RPD	_	GF1	GF0	PD	IDL
BIT LOCATION	FLAG				FUNC	TION			
PCON.0	IDL	IDLE mod	de is set, b erial port r	hen this bit ut XTAL1•2 emain acti t is genera	2, timer/co ve. IDLE n	unters 0, ¹	and 2, the	e interrupt	circuits,
PCON.1	PD	stopped v	when PD n	en this bit is node is set s generated	. PD mode				
PCON.2	GF0	General p	urpose bit						
PCON.3	GF1	General p	urpose bit						
PCON.4	_	Reserved	bit. The c	utput data	is "1", if th	e bit is rea	ıd.		
PCON.5	RPD	interrupt Power-do enabled t If the inte "1" (even of the po	signal. own mode by IE (inter errupt flag if interrupt wer-down-		cancelled I e register) by an inted), the proing instruc	oy an inter when this errupt requ gram is ex	rupt signal bit is "0". est signal	if the inte	
PCON.6	HPD	If the leve is change	el of the po ed from "1" m is put in	wn setting wer failure to "0" whe to hard po	detect sign this bit is	nal applied 3 "1", XTAL	d to the HP .1•2 oscilla	DI pin (pi	n 3.5) pped and
PCON.7	SMOD	the serial The seria processir	port, this I port oper	nter 1 carr bit has the ation clock he bit is "1' g.	following is reduced	functions. d by 1/2 w	hen the bit	is "0" for	delayed

Timer control register (TCON)

NAME	ADDDECC	MSB							LSB
NAME	ADDRESS	7	6	5	4	3	2	1	0
TCON	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
BIT LOCATION	FLAG				FUNC	TION			
TCON.0	IT0		nterrupt 0 etect mode	signal is u when "1".	sed in leve	l-detect m	ode when	this bit is "	0" and in
TCON.1	IE0	The bit is	reset auto	ng for exter matically v nd reset by	vhen an int	errupt is s			
TCON.2	IT1		nterrupt 1 etect mode	signal is u when "1".	sed in leve	l detect m	ode when	this bit is "	0", and in
TCON.3	IE1	The bit is	reset auto	ng for exter matically v nd reset by	vhen an int	errupt is s			
TCON.4	TR0			stop contro rts countir				s counitng	when "0".
TCON.5	TF0	The bit is	reset auto	ng for time matically when a car	vhen an int	errupt is s		er/counter	0.
TCON.6	TR1			stop contro starts cour				ps countin	g when "0".
TCON.7	TF1	The bit is	reset auto	ng for timen matically when carry	vhen interr	upt is serv		/counter 1	

Serial port control register (SCON)

NAME	ADDDECC	MSB							LSB
NAME	ADDRESS	7	6	5	4	3	2	1	0
SCON	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
BIT LOCATION	FLAG				FUNC	TION			
SCON.0	RI	"End of serial port reception" interrupt request flag. This flag must be reset by software during interrupt service routine. This flag is set after the eighth bit of data has been received when in mode 0, or by the STOP bit when in any other mode. In mode 2 or 3, however, RI is not set if the RB8 data is "0" with SM2 = "1". RI is set in mode 1 if STOP bit is received when SM2 = "1".							·
SCON.1	TI	by softwa This flag	ire during is set after	interrupt s the eighth	on" interrup ervice rout bit of data ent when in	ine. ı has been	sent when	-	
SCON.2	RB8	The STOR	bit is app		n mode 2 3 if SM2 = 0.			3.	
SCON.3	TB8				nth data bit TB8 by so		node 2 or 3	3.	
SCON.4	REN	No recept	n enable co tion when n enabled v		= "1".				
SCON.5	SM2	If the ninth bit of received data is "0" with SM2 = "1" in mode 2 or 3, the "end of reception" signal is not set in the RI flag. The "end of reception" signal set in the RI flag if the STOP bit is not "1" when SM2 = "1" in mode 1.							
SCON.6	SM1	SM0	SM1	MODE	 				
		0	0	0	8-bit shif	t register l	0		
		0	1	1	8-bit UAF	RT variable	baud rate		
SCON.7	SM0	1	0	2	9-bit UAF	RT 1/32 XT	AL1, 1/64	XTAL1 baı	ıd rate
		1	1	3	9-bit UAF	RT variable	baud rate		

Interrupt enable register (IE)

NAME	ADDDEGG	MSB							LSB
NAME	ADDRESS	7	6	5	4	3	2	1	0
IE	0A8H	EA	_	ET2	ES	ET1	EX1	ET0	EX0
BIT LOCATION	FLAG				FUNC	CTION			
IE.0	EX0	Interrupt	disabled w	for externation of the contract of the contrac	0".	t 0.			
IE.1	ET0	Interrupt	disabled w	for timer i hen bit is ' hen bit is "	0".				
IE.2	EX1	Interrupt	disabled w	for externarial for the contract for the	0".	t 1.			
IE.3	ET1	Interrupt	disabled w	for timer i hen bit is ' hen bit is "	0".				
IE.4	ES	Interrupt	disabled w	for serial hen bit is ' hen bit is "	0".				
IE.5	ET2	Interrupt	disabled w	for timer i hen bit is ' hen bit is "	0".				
IE.6		Reserved	bit. The c	output data	is "1" if the	e bit is rea	d.		
IE.7	EA	All interru		ntrol bit. sabled whe introlled by			bit is "1".		

Interrupt priority register (IP)

NAME	ADDRESS	MSB							LSB
MANIE	ADDILOG	7	6	5	4	3	2	1	0
IP	0B8H	PCT	_	PT2	PS	PT1	PX1	PT0	PX0
BIT LOCATION	FLAG				FUN	CTION			
IP.0	PX0			for extern when bit is		t 0.			
IP.1	PT0			for timer i when bit is).			
IP.2	PX1			for extern when bit is		t 1.			
IP.3	PT1			for timer i when bit is					
IP.4	PS			for serial when bit is					
IP.5	PT2			for timer i when bit is					
IP.6	_	Reserved	bit. The c	utput data	is "1" if th	e bit is rea	d.		
IP.7	PCT	The prior	Priority interrupt circuit control bit. The priority register contents are valid and priority assigned interrupts can be processed when this bit is "0". When the bit is "1", the priority interrupt circuit is stopped, and interrupts can only be controlled by the interrupt enable register (IE).						

Program status word register (PSW)

NAME	ADDDECC	MSB							LSB
NAME	ADDRESS	7	6	5	4	3	2	1	0
PSW	0D0H	CY	AC	F0	RS1	RS0	OV	F1	Р
BIT LOCATION	FLAG				FUNC	TION			
PSW.0	Р	This bit is			cator. number in	the accum	ulator is a	n odd num	ber, and
PSW.1	F1	User flag	which may	y be set to	"0" or "1" a	s desired l	by the use	·.	
PSW.2	OV	result of a of execut	an arithme ing multipl	tic operation		g is also s IUL AB) is	et to "1" if	the resulta	"1" as a nt product out is reset
PSW.3	RS0	RAM regi	ster bank	switch					
		RS1	RS0	BANK		R/	AM ADDRE	SS	
		0	0	0	00H - 07I	1			
PSW.4	RS1	0	1	1	08H - 0FI	1			
		1	0	2	10H - 17I	1			
		1	1	3	18H - 1FI	1			
PSW.5	F0	User flag	which may	y be set to	"0" or "1" a	s desired l	by the use		
PSW.6	AC	This flag	an arithm		C ₃ is gene tion instruction instruction.		bit 3 of th	e ALU as a	a result of
PSW.7	CY	executing	is set to "1 an arithm	etic opera	C ₇ is gene tion instruc the flag is	tion.		e ALU as r	result of

I/O control register (IOCON)


NAME	ADDDECC	MSB							LSB
NAME	ADDRESS	7	6	5	4	3	2	1	0
IOCON	0F8H	_	T32	SERR	IZC	P3HZ	P2HZ	P1HZ	ALF
BIT LOCATION	FLAG				FUNC	TION			
IOCON.0	ALF	outputs f	rom ports	mode (PD 0, 1, 2, and ports 0, 1,	d 3 are swi	tched to fl	oating stat		the
IOCON.1	P1HZ	Port 1 be	comes a h	igh impeda	ince input	port when	this bit is	"1".	
IOCON.2	P2HZ	Port 2 be	comes a h	igh impeda	ince input	port when	this bit is	"1".	
IOCON.3	P3HZ	Port 3 be	comes a h	igh impeda	ince input	port when	this bit is	"1".	
IOCON.4	IZC			esistor for he 100 kΩ			switched of	ff when thi	s bit
IOCON.5	SERR	This flag				ning error	is generat	ed when da	ata is
IOCON.6	T32	when this	bit is set	nd 1 are co to "1". if a carry is		-			unter
IOCON.7	_	Leave this	s bit at "0".						

Timer 2 control register (T2CON)

NAME.	ADDDECC	MSB							LSB
NAME	ADDRESS	7	6	5	4	3	2	1	0
T2CON	0C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
BIT LOCATION	FLAG				FUNC	TION			
T2CON.0	CP/RL2	Capture mode is set when TCLK + RCLK = "0" and CP/ $\overline{RL2}$ = "1". 16-bit auto reload mode is set when TCLK + RCLK = "0" and CP/ $\overline{RL2}$ = "0". CP/ $\overline{RL2}$ is ignored when TCLK + RCLK = "1".)".
T2CON.1	C/T2	The inter	nal clocks xternal clo	unt clock d (XTAL1•2 - ck applied	: 12, XTAL	1•2 ÷ 2) a	re used wh		
T2CON.2	TR2		unter 2 coi	unting star mmences (l stops cou	inting
T2CON.3	EXEN2			2 external ignal is dis				nabled who	en "1".
T2CON.4	TCLK	Timer/cor and the ti Note, how	unter 2 is s mer/count	circuit drives witched to er 2 carry the serial and 3.	baud rate signal beco	generator omes the s	erial port t	ransmit cl	ock.
T2CON.5	RCLK	Timer/cor and the ti Note, how	unter 2 is s mer/count	circuit drive switched to er 2 carry the serial s 1 and 3.	baud rate signal beco	generator omes the s	erial port t	ransmit cl	ock.
T2CON.6	EXF2	This bit is is change This flag	s set to "1" d from "1" serves as t	ernal flag. when the to "0" whil the timer ir ust be rese	e EXEN2 = iterrupt 2 i	"1". equest sig			
T2CON.7	TF2	This bit is reload mo This flag	ode or in c serves as t	ry flag. by a carry apture mo the timer in t be reset	de. Iterrupt 2 i	equest sig			

MEMORY MAPS

Program Area



Internal Data Memory and Special Function Register Layout Diagram




Diagram of Internal Data Memory (RAM)

0FFH									255)
80H	USER DATA RAM					128						
7FH		USER DATA RAM					127					
30H			, .	JSEK DA	ATA KAN	/I		1	48			
2FH	7F	7E	7D	7C	7B	7A	79	78	47			
2EH	77	76	75	74	73	72	71	70	46			
2DH	6F	6E	6D	6C	6B	6A	69	68	45			
2CH	67	66	65	64	63	62	61	60	44			ING
2BH	5F	5E	5D	5C	5B	5A	59	58	43			RESS
2AH	57	56	55	54	53	52	51	50	42	NG	SING	REGISTER 0, 1, INDIRECT ADDRESSING
29H	4F	4E	4D	4C	4B	4A	49	48	41	BIT ADDRESSING	DATA ADDRESSING	RECT
28H	47	46	45	44	43	42	41	40	40	ADDF	A ADE	, INDI
27H	3F	3E	3D	3C	3B	3A	39	38	39	BIT	DAT,	30,1
26H	37	36	35	34	33	32	31	30	38			ISTEI
25H	2F	2E	2D	2C	2B	2A	29	28	37			REG
24H	27	26	25	24	23	22	21	20	36			
23H	1F	1E	1D	1C	1B	1A	19	18	35			
22H	17	16	15	14	13	12	11	10	34			
21H	0F	0E	0D	0C	0B	0A	09	08	33			
20H	07	06	05	04	03	02	01	00	32			
1FH				Dor	al. 0				31	NG		
18H				Dai	1k 3				24	ESSI		
17H									23	DDR		
10H				Bar	nk 2				16	ECT ADDRESSING		
0FH									15	DIRII		
				Bar	nk 1					2-0		
08H									8	LERS		
07H				Bar	nk O				7	REGISTERS 0-7 DIRI		
00H		Bank 0						0		<u> </u>	J	


ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V _{CC}	Ta=25°C	-0.5 to 7	V
Input voltage	VI	Ta=25°C	-0.5 to V _{CC} +0.5	V
Storage temperature	T _{STG}	_	−55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Range	Unit
Power supply voltage	V _{CC}	See below	2.0 to 6.0	V
Memory retension voltage	V _{CC}	f _{OSC} =0 Hz (Oscillation stop)	2.0 to 6.0	V
Oxcillation frequency	f _{OSC}	See below	1 to 24	MHz
External clock operating frequency	f _{EXTCLK}	See below	0 to 24	MHz
Ambient temperature	Ta	_	-40 to +85	°C

^{*1} Depends on the specifications for the oscillator or ceramic resonater.



ELECTRICAL CHARACTERISTICS

DC Characteristics 1

 $(V_{CC}=4.0 \text{ to } 6.0 \text{ V}, V_{SS}=0 \text{ V}, Ta=-40 \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Meas- uring circuit
Input Low Voltage	V _{IL}	_	-0.5	_	0.2 V _{CC} -0.1	V	
Input High Voltage	V _{IH}	Except XTAL1, EA, and RESET	0.2 V _{CC} +0.9	_	V _{CC} +0.5	V	
Input High Voltage	V _{IH1}	XTAL1, RESET and EA	0.7 V _{CC}	_	V _{CC} +0.5	V	
Output Low Voltage (PORT 1, 2, 3)	V _{OL}	I _{OL} =1.6 mA	_	_	0.45	V	
Output Low Voltage (PORT 0, ALE, PSEN)	V _{OL1}	I _{OL} =3.2 mA	_	_	0.45	V	4
Output High Voltage	.,,	I _{0H} =-60 μA V _{CC} =5 V±10%	2.4	_	_	٧	1
(PORT 1, 2, 3)	V _{OH}	I _{OH} =-30 μA	0.75 V _{CC}	_		V	
		I _{OH} =-10 μA	0.9 V _{CC}	_	_	V V	
Output High Voltage	V	I _{OH} =-400 μA V _{CC} =5 V±10%	μΑ 24 — —	V	-		
(PORT 0, ALE, PSEN)	V _{OH1}	I _{0H} =-150 μA	0.75 V _{CC}	_		V	
		I _{OH} =-40 μA	0.9 V _{CC}	_		V	
Logical O Input Current/ Logical 1 Output Current/ (PORT 1, 2, 3)	I _{IL} / I _{OH}	V _I =0.45 V V ₀ =0.45 V	- 5	-20	-80	μΑ	2
Logical 1 to 0 Transition Output Current (PORT 1, 2, 3)	I _{TL}	V _I =2.0 V	_	-190	-500	μА	
Input Leakage Current (PORT 0 floating, EA)	ILI	V _{SS} < V _I < V _{CC}	_	_	±10	μΑ	3
RESET Pull-down Resistance	R _{RST}	_	20	40	125	kΩ	2
Pin Capacitance	C _{IO}	Ta=25°C, f=1 MHz (except XTAL1)	_	_	10	pF	_
Power Down Current	I _{PD}	_	_	1	50	μΑ	4

Maximum power supply current normal operation I_{CC} (mA)

V _{CC}	4 V	5 V	6 V
Freq			
1 MHz	2.2	3.1	4.1
3 MHz	3.9	5.2	7.0
12 MHz	12.0	16.0	20.0
16 MHz	16.0	20.0	25.0
20 MHz	19.0	25.0	30.0

V _{CC}	4.5 V	5 V	6 V
Freq			
24 MHz	25.0	29.0	35.0

Maximum power supply current idle mode I_{CC} (mA)

V _{CC}	4 V	5 V	6 V
Freq			
1 MHz	0.8	1.2	1.6
3 MHz	1.2	1.7	2.3
12 MHz	3.1	4.4	5.9
16 MHz	3.8	5.5	7.3
20 MHz	4.5	6.4	8.6

V _{CC}	4.5 V	5 V	6 V
Freq			
24 MHz	6.4	7.4	9.8

DC Characteristics 2

(V_{CC}=2.2 to 4.0 V, V_{SS}=0 V, Ta=-40 to +85°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.		Meas- uring
ruimeter	Cymbol	Condition		i yp.	IVIUX.	Oiiii	circuit
Input Low Voltage	V _{IL}	_	-0.5	_	0.25 V _{CC} -0.1	V	
Input High Voltage	V _{IH}	Except XTAL1, EA, and RESET	0.25 V _{CC} +0.9	_	V _{CC} +0.5	٧	
Input High Voltage	V _{IH1}	XTAL1, RESET, and \overline{EA}	0.6 V _{CC} +0.6	_	V _{CC} +0.5	V	
Output Low Voltage (PORT 1, 2, 3)	V _{OL}	I _{0L} =10 μA	_	_	0.1	٧	
Output Low Voltage (PORT 0, ALE, PSEN)	V _{OL1}	I _{OL} =20 μA	_	_	0.1	٧	1
Output High Voltage Output High Voltage	V _{OH}	I _{0H} =−5 μA	0.75 V _{CC}	_	_	V	'
(PORT 1, 2, 3) (PORT 0, ALE, <u>PSEN</u>)	V _{OH1}	I _{0H} =-20 μA	0.75 V _{CC}	_	_	٧	
Logical 0 Input Current/ Logical 1 Output Current/ (PORT 1, 2, 3)	I _{IL} / I _{OH}	V _I =0.1 V V ₀ =0.1 V	- 5	-10	-40	μА	2
Logical 1 to 0 Transition Output Current (PORT 1, 2, 3)	I _{TL}	V _I =1.9 V	_	-80	-300	μА	
Input Leakage Current (PORT 0 floating, EA)	ILI	V _{SS} < V _I < V _{CC}	_	_	±10	μА	3
RESET Pull-down Resistance	R _{RST}	_	20	40	125	kΩ	2
Pin Capacitance	C _{IO}	Ta=25°C, f=1 MHz (except XTAL1)	_	_	10	pF	_
Power Down Current	I _{PD}	_	_	1	10	μΑ	4


Maximum power supply current normal operation I_{CC} (mA)

V _{CC}	2.2 V	3.0 V	4.0 V
Freq			
1 MHz	0.9	1.4	2.2
3 MHz	1.8	2.4	4.3
12 MHz	_	8.0	12.0
16 MHz	_	_	16.0

Maximum power supply current idle mode I_{CC} (mA)

V _{CC}	2.2 V	3.0 V	4.0 V
Freq			
1 MHz	0.3	0.5	0.8
3 MHz	0.5	0.8	1.2
12 MHz	_	2.0	3.1
16 MHz	_	_	3.8

Measuring circuits



- *1: Repeated for specified input pins.
- *2: Repeated for specified output pins.
- *3: Input logic for specified status.

AC Characteristics


(1) External program memory access AC characteristics

 $\left(\begin{array}{c} V_{CC}\text{=}2.2 \text{ to 6.0V, V}_{SS}\text{=}0\text{V, Ta}\text{=}-40^{\circ}\text{C to +}85^{\circ}\text{C} \\ \text{PORT 0, ALE, and } \overline{\text{PSEN}} \text{ connected with 100pF load, other connected with 80pF load} \right)$

		Variable o		
Parameter	Symble	1 to 2	Unit	
		Min.	Max.	
XTAL1, XTAL 2 Oscillation Cycle	t _{CLCL}	41.7	1000	ns
ALE Signal Width	t _{LHLL}	2t _{CLCL} -40	_	ns
Address Setup Time	+	1+ 15		ns
(to ALE Falling Edge)	t _{AVLL}	1t _{CLCL} -15	_	115
Address Hold Time	t	1t _{CLCL} -35		ns
(from ALE Falling Edge)	t _{LLAX}	LICTCT-22	_	115
Instruction Data Read Time	t		4to. o. 100	ne
(from ALE Falling Edge)	t _{LLPL}	_	4t _{CLCL} -100	ns
From ALE Falling Edge to PSEN	t	1+ 20		ne
Falling Edge	t _{LLPL}	1t _{CLCL} -30	_	ns
PSEN Signal Width	t _{PLPH}	3t _{CLCL} -35	_	ns
Instruction Data Read Time	t _{PLIV}		3t _{CLCL} -45	ns
(from PSEN Falling Edge)	PLIV	_	310101-43	113
Instruction Data Hold Time	t _{PXIX}	0		ns
(from PSEN Rising Edge)	LPXIX	U	_	113
Bus Floating Time after Instruction	towa		1t _{CLCL} -20	ns
Data Read (from PSEN Rising Edge)	t _{PXIZ}	_	11000-20	113
Instruction Data Read Time	t	_	5t _{CLCL} -105	ns
(from Address Output)	t _{AVIV}	_	310[0[-103	113
Bus Floating Time(PSEN Rising	t.=n:	0		ns
Edge from Address float)	t _{AZPL}	U	_	115
Address Output Time from PSEN	t _{PXAV}	1t _{CLCL} -20		ns
Rising Edge	LPXAV	110101-20		119

^{*1} The variable check is from 0 to 24 MHz when the external check is used.

(2) External program memory read cycle



(3) External data memory access AC characteristics


 $\left(\begin{array}{c} V_{CC}\text{=}2.2 \text{ to 6.0V, V}_{SS}\text{=}0\text{V, Ta}\text{=}-40^{\circ}\text{C to +}85^{\circ}\text{C} \\ \text{PORT 0, ALE, and } \overline{\text{PSEN}} \text{ connected with 100pF load, other connected with 80pF load} \right)$

Parameter	Symbol	Variable	Unit	
		Min.		
XTAL1, XTAL2 Oscillator Cycle	t _{CLCL}	41.7	Max. 1000	ns
ALE Signal Width	t _{LHLL}	2t _{CLCL} -40		ns
Address Setup Time	LULL	ZiGLGL 40		110
(to ALE Falling Edge)	t_{AVLL}	1t _{CLCL} -15	_	ns
Address Hold Time		1t _{CLCL} -35	_	ns
(from ALE Falling Edge)	t_{LLAX}			
RD Signal Width	t _{RLRL}	6t _{CLCL} -100	_	ns
WR Signal Width	t _{WLWH}	6t _{CLCL} -100	_	ns
RAM Data Read Time	t _{RLDV}	_	F+ 10F	ns
(from RD Signal Falling Edge)			5t _{CLCL} -105	
RAM Data Read Hold Time	t _{RHDX}	0	_	ns
(from RD Signal Rising Edge)				
Data Bus Floating Time	t _{RHDZ}	_	2t _{CLCL} -70	ns
(from RD Signal Rising Edge)				
RAM Data Read Time	t _{LLDV}	LLDV —	8t _{CLCL} -100	ns
(from ALE Signal Falling Edge)				
RAM Data Read Time	+	_	9t _{CLCL} -105	ns
(from Address Output)	t _{AVDV}	_		
RD/WR Output Time from ALE	t _{LLWL}	3t _{CLCL} -40	3t _{CLCL} +40	ns
Falling Edge	LLVVL	*2 3t _{CLCL} -100	310101+40	
RD/WR Output Time from Address	t_{AVWL}	4t _{CLCL} -70	_	ns
Output	AVVL			
WR Output Time from Data Output	t _{QVWX}	1t _{CLCL} -40	_	ns
Time from Data to WR Rising Edge	t _{QVWH}	7t _{CLCL} -105	_	ns
Data Hold Time	t_{WHQX}	2t _{CLCL} -50	_	ns
(from WR Rising Edge)	-WIIQX			110
Time from to Address Float RD	t _{RLAZ}	0	_	ns
Output	TILAL			110
Time from RD/WR Rising Edge to	twhlh	1t _{CLCL} -30	1t _{CLCL} +40	ns
ALE Rising Edge	***************************************	- OLOL - 5	*2 1t _{CLCL} +100	


^{*1} The variable check is from 0 to 24 MHz when the external check is used.

^{*2} For 2.2 \(\subseteq \text{V} \)

(4) External data memory read cycle




(5) External data memory write cycle



(6) Serial port (I/O Extension Mode) AC characteristics


(V_{CC}=2.2 to 6.0V, V_{SS}=0V, Ta=-40°C to +85°C)

Parameter	Symbol	Min.	Max.	Unit
Serial Port Clock Cycle Time	t _{XLXL}	12t _{CLCL}	_	ns
Output Data Setup to Clock Rising Edge	t _{QVXH}	10t _{CLCL} -133	_	ns
Output Data Hold After Clock Rising Edge	t _{XHQX}	2t _{CLCL} -75	_	ns
Input Data Hold After Clock Rising Edge	t _{XHDX}	0	_	ns
Clock Rising Edge to Input Data Valid	t _{XHDV}	_	10t _{CLCL} -133	ns




(7) AC Characteristics Measuring Conditions

1.Input/output signal



* The input signals in AC test mode are either V_{OH} (logic "1") or V_{OL} (logic "0") input signals where logic "1" corresponds to a CPU output signal waveform measuring point in excess of V_{IH} , and logic "0" to a point below V_{IL} .

2. Floating




* The port 0 floating interval is measured from the time the port 0 pin voltage drops below V_{IH} after sinking to GND at 2.4 mA when switching to floating status from a "1" output, and from the time the port 0 pin voltage exceeds V_{IL} after connecting to a 400 μA source when switching to floating status from a "0" output.

(8) XTAL1 external clock input waveform conditions


Parameter	Symbol	Min.	Max.	Unit
External Clock Freq.	1/t _{CLCL}	0	24	MHz
Clock Pulse width 1	t _{CHCx}	15	_	ns
Clock Pulse width 2	t _{CLCX}	15	_	ns
Rise Time	tclch	_	5	ns
Fall Time	t _{CHCL}	_	5	ns

External Clock Drive Waveform



Timing Diagram

Basic timing



Free Manuals Download Website

http://myh66.com

http://usermanuals.us

http://www.somanuals.com

http://www.4manuals.cc

http://www.manual-lib.com

http://www.404manual.com

http://www.luxmanual.com

http://aubethermostatmanual.com

Golf course search by state

http://golfingnear.com

Email search by domain

http://emailbydomain.com

Auto manuals search

http://auto.somanuals.com

TV manuals search

http://tv.somanuals.com