INTEGRATED CIRCUITS

DATA SHEET

TDA8303 TDA8303A Small signal combination IC for black/white TV

Preliminary specification
File under Integrated Circuits, IC02

July 1992





TDA8303 TDA8303A

FEATURES

- · Video IF amplifier with synchronous demodulator
- Automatic gain control (AGC) detector suitable for negative modulation
- AGC tuner
- Automatic frequency control (AFC) circuit with sample-and-hold
- Video preamplifier
- · Sound IF amplifier and demodulator
- DC volume control or separate supply for starting the horizontal oscillator
- · Audio preamplifier
- · Horizontal synchronization circuit with two control loops
- Vertical synchronization (divider system) and sawtooth generation with automatic amplitude adjustment for 50 and 60 Hz
- Transmitter identification (mute)

GENERAL DESCRIPTION

The TDA8303/TDA8303A combines all small signal functions (except the tuner) which are required for a monochrome television receiver. For a complete black and white receiver only the output stages for video, sound, horizontal and vertical deflection and a tuner have to be added.

The TDA8303 is for applications with npn tuners and the TDA8303A for pnp tuners.

FUNCTIONAL DESCRIPTION

Video IF amplifier, demodulator and video amplifier

Each of the three AC-coupled IF stages permits the omission of DC feedback and possesses a control range in excess of 20 dB. An additional advantage is the symmetry of the amplifier which results in a less critical application.

The IF amplifier is followed by a passive synchronous demodulator providing a regenerated carrier signal. This is limited by a logarithmic limiter circuit prior to its application to the demodulator. The limiter has a very low differential phase shift which results in good differential gain and phase figures.

The video amplifier also contains a white spot inverter and a noise clamp which limits interference pulses to a point below the peak sync level. This circuit is more effective than a noise inverter and results in an improved picture stability, with respect to interference.

AFC-circuit

The reference signal for the AFC circuit is obtained from the demodulator tuned circuit. In this way only one tuned circuit needs to be applied and only one adjustment has to be carried out. The disadvantage with this method is that the frequency spectrum of the signal fed to the detector is determined by the SAW filter characteristic. This spectrum is asymmetrical with respect to the picture carrier so that the AFC output voltage is dependent on the video signal.

To overcome this video frequency dependency of the AFC output, the demodulator output is followed by a sample-and-hold circuit which samples during the sync level of the signal. This means that only the carrier signal is available to the AFC and it will not be affected by the video information.

At very weak input signals the drive signal of the AFC circuit will contain substantial noise. This noise has an asymmetrical frequency spectrum causing an offset in the AFC output voltage. This effect can be minimized by applying a notch in the demodulator tuned circuit. The sample-and-hold circuit is followed by an amplifier with high output impedance, therefore the steepness of the of the AFC control voltage is dependent on the load impedance.

ORDERING INFORMATION

EXTENDED TYPE		PAC	KAGE	
NUMBER	PINS	PIN POSITION	MATERIAL	CODE
TDA8303	28	DIL	plastic	SOT117 ⁽¹⁾
TDA8303A	28	DIL	plastic	SOT117 ⁽¹⁾

Note

1. SOT117-1; 1996 December 3.

Philips Semiconductors Preliminary specification

Small signal combination IC for black/white TV

TDA8303 TDA8303A


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply		1		•		•
V _P	positive supply voltage (pin 7)		9.5	12	13.2	V
l _P	supply current (pin 7)		90	125	160	mA
I _{start}	start current (pin 11)	note 1	_	6.5	9	mA
Video		,	•			
V _{8-9(RMS)} IF sensitivity (RMS value)		at 38.9 MHz; note 2	20	40	65	μV
G ₈₋₉	IF gain control range		1-	74	1-	dB
S/N	signal-to-noise ratio	input signal = 10 mV	_	57	_	dB
V _{18(p-p)}	AFC output voltage swing (peak-to-peak value)		10.5	_	11.5	V
Sound						
V _{12(RMS)}	AF output signal (RMS value)	note 3	400	600	800	mV
AMS	AM suppression	at V _I = 50 mV	_	58	-	dB
THD	total harmonic distortion		_	0.5	-	%
Sync						
V ₂₅	required sync pulse amplitude	note 4	200	_]_	mV
I ₂₇	required input current during flyback pulse		0.1	_	2	mA
V ₂₂	coincidence detector output voltage					
	in synchronized condition		-	9.7	_	V
	in no signal condition			1.5	_	V
V ₂₂	vertical feedback for DC voltage		2.9	3.3	3.7	V
V _{22(p-p)}	vertical feedback for AC voltage (peak-to-peak value)		_	1.2	_	V

Notes to the quick reference data

- 1. Pin 11 has a double function. When during switch-on a current of 9 mA is supplied to this pin, it is used to start the horizontal oscillator. The main supply can then be obtained from the horizontal deflection stage. When no current is supplied to this pin it can be used as a volume control.
- 2. On set AGC.
- 3. The output signal is measured at $\Delta f = 7.5$ kHz and maximum volume control.
- 4. The minimum value is obtained by connecting a 1.8 k Ω resistor and a 470 nF capacitor in series between the video output and pin 25. The slicing level can be varied by changing the value of this resistor (higher resistance value results in a larger value of the minimum sync pulse amplitude). The slicing level is independent of the video information.

TDA8303A



TDA8303 TDA8303A

PINNING

PIN	DESCRIPTION
1	AGC take-over
2	vertical ramp generator
3	vertical drive
4	vertical feedback
5	tuner AGC
6	ground
7	supply voltage input
8	video IF input
9	video IF input
10	IF AGC
11	volume control/start horizontal oscillator
12	audio output
13	sound demodulator
14	sound IF decoupling
15	sound IF input
16	ground (for some critical parts)
17	video amplifier output
18	AFC output
19	AFC S/H, AFC switch
20	video demodulator tuned circuit
21	video demodulator tuned circuit
22	coincidence detector
23	horizontal oscillator
24	phase 1 detector
25	sync separator input
26	horizontal drive output
27	horizontal flyback input
28	phase 2 detector

AGC circuit

The AGC circuit of the TDA8303/TDA8303A is a top-sync detector. The video signal coming from the video amplifier passes a 2nd order low-pass filter before it is compared with an internal reference level. The comparator stage is gated when the horizontal oscillator is synchronized with the video signal, such that interference pulses outside the gating time have no influence on the gain control.

Sound circuit

The sound quality of the TDA8303/TDA8303A compared with the predecessors has been improved at weak signal conditions. The improvement has been achieved by the new IF amplifier which is less sensitive for radiation from the sound IF amplifier and by change of the ground and supply connections in the IC. When out-of-sync condition is detected by the coincidence detector the sound output is muted. When no mute is required the minimum voltage level on pin 22 should be clamped to a high level of 5 V. At this level the gating of the AGC is switched off and the phase 1 detector has a high output current for reliable catching of a new transmitter.

Vertical synchronization

The TDA8303/TDA8303A embodies a synchronized divider system for generating the vertical sawtooth at pin 2 having several advantages and features such as:

- The vertical frequency is alignment free. The divider automatically adapts to a vertical frequency of 50 Hz or 60 Hz including automatic amplitude correction and its operating modes offer maximum interference/disturbance protection.
- A discriminator-window checks the accuracy of the vertical trigger pulse. Internally clock pulses are generated by doubling the line frequency. The divider operates in the 60 Hz mode when the trigger pulse appears before count 576, otherwise the 50 Hz mode will be active.
- The divider system operates with two different reset windows for maximum interference/disturbance protection. The windows are activated via an up/down counter. The counter increases its counter-value by 1 for each time the separated vertical sync pulse appears within the selected window, otherwise the counter value is decreased by 1.

Modes of operation

Large search window: divider ratio between 488 and 576.

This mode is valid for the following conditions:

- · Divider is looking for a new transmitter
- Divider ratio found does not comply with the narrow window specification limits
- Up/down counter value of the divider system, operating in the narrow window mode, drops below count 10

TDA8303 TDA8303A

Narrow window mode: divider ratio between 522 and 528 (60 Hz); or 622 and 628 (50 Hz).

- The divider system switches over to narrow window mode when the up/down counter has reached his maximum value of 15 approved vertical sync pulses
- When the divider operates in the narrow window mode and a vertical sync pulse is missing within the window, the divider is reset at the end of that window and the counter value is decreased by 1
- At a counter value below 10 the divider system switches over to the large window mode
- The divider system also generates an anti-top-flutter pulse which inhibits the phase 1 detector during the vertical sync pulse. The pulse width is dependent on the divider mode. For the large window mode the start is generated at the reset of the divider. In the narrow window mode the anti-top-flutter pulse starts at the beginning of the first equalizing pulse. The anti-top-flutter pulse ends at count 10 for the 50 Hz mode and count 12 for the 60 Hz mode

VCR switch

An extra time constant switch in the horizontal phase detector makes an external VCR switch redundant. The time constant is automatically switched depending on the signal strength of the IF input (pins 8/9) and the coincidence detector.

When a strong signal is detected ($V_{8/9} > 2.2 \text{ mV}$) and the circuit is synchronized the time constant of the phase detector is optimum for VCR playback, a fast time constant during the vertical retrace to correct head errors of the VCR and during scan a sufficient time constant to correct fluctuations of the horizontal sync

During weak signal and synchronized conditions the time constant is enlarged and the phase detector is gated. This

ensures a stable display which is not disturbed by the noise in the video signal. When the circuit is not synchronized the time constant is fast and not gated to ensure a short catching time.

Combination of DC volume control and start-up feature

Pin 11 of the IC can be used as a DC volume control or as a start-up feature of the horizontal oscillator/output circuit dependent on the application.

Volume control is achieved by connecting a 4.7 k Ω potentiometer or a DC voltage of 0 to 3 V to pin 11. When a current of 9 mA is supplied to pin 11 the volume control is set to a fixed output signal level and the circuit will generate drive pulses for the horizontal deflection and the main supply can be derived from the deflection.

Application when external video signals require synchronization

The input to the sync separator is externally available via pin 25. For normal application the video output signal at pin 17 is AC-coupled to the sync separator input. It is possible to interrupt this connection and drive the sync separator from other sources.

When external signals are applied to the sync separator the connections between the two parts must be interrupted. This can be achieved by connecting pin 22 to ground, which results in the following conditions:

- AGC detector is not gated
- Mute circuit not active, sound channel remains switched on
- Phase detector 1 has an optimum time constant for external video sources and is not gated

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _P	supply voltage (pin 7)	_	13.2	V
P _{tot}	total power dissipation	_	2.3	W
T _{stg}	storage temperature range	-55	+150	°C
T _{amb}	operating ambient temperature range	-25	+65	°C

TDA8303 TDA8303A

CHARACTERISTICS

 V_P = 12 V; T_{amb} = 25 °C; carrier 38.9 MHz negative modulation, unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pi	n 7)			•	•	
V _P	supply voltage range		9.5	12	13.2	V
I _P	supply current	no input	90	125	160	mA
I ₁₁	start current (pin 11)	note 1	_	6.5	9	mA
V ₁₁	start voltage horizontal oscillator		9.5	_	_	V
V ₁₁	start protection level	I ₁₁ = 12 mA	_	_	16.5	٧
IF Amplifie	r (pins 8 and 9)		•		•	
V _{8-9(RMS)}	input sensitivity (RMS value)	at 38.9 MHz; note 2	25	40	65	μV
V _{8-9(RMS)}	input sensitivity (RMS value)	at 45.75 MHz; notes 2 and 25	25	40	65	μV
R ₈₋₉	differential input resistance	note 3	_	1300	-	Ω
C ₈₋₉	differential input capacitance	note 3	_	5	_	pF
G ₈₋₉	gain control range		_	74	_	dB
ΔV_{17}	output signal expansion for 46 dB input signal variation	note 4	_	1	-	dB
V ₈₋₉	maximum input signal		100	170	_	mV
Video Amp	olifier (note 5)	•	•		•	
V ₁₇	zero signal output level	note 6	_	5.4	_	V
V ₁₇	peak sync level		2.3	2.5	2.7	V
V ₁₇	video output signal amplitude	note 7	2.3	2.65	3.0	V
V ₁₇	white spot threshold level		_	5.7	_	V
V ₁₇	white spot insertion level		_	3.8	_	V
Z ₁₇	video output impedance		_	25	Ī-	Ω
I ₁₇	internal bias current of npn emitter follower output transistor		1.4	1.8	_	mA
I _{source}	maximum source current (pin 17)		10	Ī-	_	mA
В	bandwidth of demodulated output signal		5	7	_	MHz
G ₁₇	differential gain	note 8	_	4	8	%
φ	differential phase	note 8	_	2	5	deg.
NL	video non linearity	note 9	_	2	5	%
	intermodulation	note 10				
	1.1 MHz; blue		50	60	_	dB
	1.1 MHz; yellow		50	60	_	dB
	3.3 MHz; blue		55	65	_	dB
	3.3 MHz; yellow		55	65	_	dB

TDA8303A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
S/N	signal-to-noise ratio	10 mV input signal	50	57	_	dB
S/N	signal-to-noise ratio	end of gain control range	50	62	-	dB
V ₁₇	residual carrier signal		_	2	10	mV
V ₁₇	residual 2nd harmonic of carrier signal		_	2	10	mV
Tuner AGC	;					
V _{8-9(RMS)}	minimum starting point for tuner take–over (RMS value)		_	_	0.2	mV
V _{8-9(RMS)}	maximum starting point for tuner take-over (RMS value)		100	150	_	mV
I ₅	maximum tuner AGC output swing	V ₅ = 3 V	4	_	_	mA
V ₅	output saturation voltage	I ₅ = 2 mA	_	-	300	mV
IL	leakage current (pin 5)		_	_	1	μΑ
ΔV_{I}	input signal variation complete tuner control		0.2	2	4	dB
V ₁	minimum voltage tuner take-over		_	_	1	V
AFC circui	t					
I ₁₉	AFC sample-and-hold switch-off current		0.1	_	_	mA
Io	output current (pin 19)	V ₁₉ = 0 V	-	0.1	0.3	mA
I _{LO}	output leakage current (pin 19)		-	-	2	μΑ
V ₁₈	AFC output voltage swing	notes 18 and 19	10.5	_	11.5	V
I ₁₈	available output current		0.2	-	Ī-	mA
	control slope		_	100	_	mV/kHz
V _O	output voltage (pin 18)	AFC off	5.5	6	6.5	V
R _O	AFC output resistance		1-	40	1-	kΩ
V ₁₈	output voltage swing	notes 25 and 26	_	11	_	V
	control slope	notes 25 and 26	-	80	-	mV/kHz
V ₁₈	output voltage shift with respect to V _I = 10 mV(RMS)	notes 25 and 26	_	-2	_	V

TDA8303A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Sound circ	euit (note 12)		.!	· ·		·!
V ₁₅	input limiting voltage	$V_{O(max)} = -3 \text{ dB}$	_	400	800	μV
R ₁₅	input resistance	T (Trees)	_	2.6	_	kΩ
C ₁₅	input capacitance		-	6	_	pF
AMS	AM suppression	note 13	53	58	_	dB
V _{12(RMS)}	AF output signal (RMS value)	note 14	400	600	800	mV
V _{12(RMS)}	AF output signal when pin 11 is used as a starting pin or connected to V _P (RMS value)	Δf = 50 kHz	500	900	1500	mV
Z ₁₂	AF output impedance		_	25	100	Ω
THD	total harmonic distortion	note 15	Ī-	0.5	2	%
RR	ripple rejection	volume control -20 dB; f _k = 100 Hz	_	35	_	dB
V ₁₂	output voltage when muted		-	2.5	_	V
V ₁₂	output level shift due to muting	volume control -20 dB	_	_	0.5	dB
S/N	signal-to-noise ratio	note 16	Ī-	47	_	dB
V ₁₁	voltage with pin 11 disconnected		Ī-	6	_	V
I ₁₁	current with pin 11 short-circuited to ground		_	1	_	mA
V ₁₂	temperature dependence of the output signal amplitude	T _{amb} = 20 to 65 °C; -30 dB volume control and voltage of pin 11 fixed; note 17	_	2.5	_	dB
Volume co	ntrol (note 17; see Fig.8)					
R ₁₁	external control resistor	note 17	_	4.7	_	kΩ
OSS	suppression of output signal during mute condition		60	66	_	dB
Horizontal	synchronization circuit (see Fig.9)					
SYNC SEPAF	RATOR					
V ₂₅	required sync pulse amplitude	note 20	200	750	_	mV
I ₂₅	input current (pin 25)	V ₂₅ > 5 V	1-	8	_	μΑ
		V ₂₅ = 0 V	_	10	_	mA
FIRST CONT	ROL LOOP					
±Δf	PLL holding range		_	1500	2000	Hz
±Δf	PLL catching range		600	1500	_	Hz
	control sensitivity to oscillator	note 21		see Fig.1	0	1
V ₈₋₉	IF input signal at which the time constant is switched (RMS value)	strong-to-weak	_	2.2	-	mV
	•	•		-	•	•

TDA8303A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
SECOND CO	NTROL LOOP (POSITIVE EDGE)	-	•	'	1	1
$\frac{\delta t_d}{\delta t_o}$	control sensitivity	note 22	_	100	_	
t _d	control range		_	25	_	μs
PHASE ADJU	JSTMENT (VIA SECOND CONTROL LOOP)					
	control sensitivity		_	25	_	μΑ/μs
α	maximum allowed phase shift		_	±2	_	μs
HORIZONTAL	OSCILLATOR			•		•
f _{fr}	free running frequency	$R = 34.3 \text{ k}\Omega;$ C = 2.7 nF	_	15625	_	Hz
Δf	spread with fixed external components		_	_	4	%
Δf_{fr}	frequency variations with supply voltage from 9.5 to 13.2 V		_	_	2	%
Δf_{T}	frequency variation with temperature	note 25	_	-1.6	_	Hz/°C
Δf_{fr}	maximum frequency deviation at start of horizontal output		_	_	10	%
Δf	frequency variation when only noise is received	note 25	_	_	500	Hz
Horizontal	OUTPUT (PIN 26; OPEN COLLECTOR)		•	'	•	•
V ₂₆	output limiting voltage		_	_	16.5	V
V _{OL}	LOW level output voltage	I _{sink} = 10 mA	_	0.2	0.5	V
I _{sink}	maximum sink current		10	_	_	mA
	duty factor of output signal		_	46	_	%
t _r	rise time of output pulse		_	260	_	ns
t _f	fall time of output pulse		_	100	_	ns
HORIZONTAL	_ FLYBACK INPUT (PIN 27)					
l ₂₇	required input current during flyback pulse		0.01	_	1.0	mA
COINCIDENC	CE DETECTOR		•	•		•
V ₂₂	voltage for in-sync condition		_	9.8	_	V
V ₂₂	voltage for no-sync condition	no signal	-	1.5	_	V
V ₂₂	switching level to the phase detector from fast to slow		6.2	6.7	7.2	V
V ₂₂	hysteresis slow to fast		_	0.6	_	V
V ₂₂	switching level to activate the mute function (transmitter identification)		2.5	2.8	3.1	V
V ₂₂	hysteresis mute function		_	2		V
t _d	delay of mute release after transmitter insertion		_	_	300	μs
	allowable load on pin 22		_	_	10	μΑ
V ₂₂	external video mode		_	_	0.7	V
I ₂₂	current at pin 22	V ₂₂ = 0 V	_	_	0.8	mA

TDA8303 TDA8303A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Vertical cir	cuit (note 24)	•	•	•	•	
VERTICAL RA	AMP GENERATOR					
l ₂	input current during scan		-	_	2	μΑ
l ₂	discharge current during retrace		-	0.8	_	mA
V _{2(p-p)}	sawtooth amplitude (peak-to-peak value)		1-	1.9	_	V
t	interlace timing of the internal pulses		30	32	34	μs
VERTICAL O	JTPUT			•	•	
l ₃	available output current	V ₃ = 4 V	_	_	3	mA
V ₃	maximum available output voltage	I ₃ = 0.1 mA	4.4	5	_	V
VERTICAL FE	EEDBACK INPUT	•	•		•	•
V ₄	DC input voltage		2.9	3.3	3.7	V
$V_{4(p-p)}$	AC input voltage (peak-to-peak value)		-	1	_	V
I ₄	input current		Ī-	_	12	μΑ
Δt_p	internal pre-correction to sawtooth		1-	3	_	%
	deviation amplitude	50/60 Hz	-	_	4	%
	temperature dependency of the amplitude	T _{amb} = 20 to 65 °C	_	_	2	%

Notes to the characteristics

- 1. Pin 11 has a double function. When during switch-on a current of 9 mA is supplied to this pin, it is used to start the horizontal oscillator. The main supply can then be obtained from the horizontal deflection stage. When no current is supplied to this pin it can be used as a volume control.
- 2. On set AGC.
- 3. The input impedance has been chosen such that a SAW filter can be employed.
- 4. Measured with 0 dB = 450 μ V.
- 5. Measured at 10 mV RMS top sync input signal.
- 6. Projected zero point; i.e. with switched demodulator.
- 7. White 10% of the top sync amplitude.
- 8. Measured according to the test line illustrated by Fig.2. The differential gain is expressed as a percentage of the difference in peak amplitudes between the largest and smallest value relative to the subcarrier amplitude at blanking level. The differential phase is defined as the difference in degrees between the largest and smallest phase angle. The differential gain and phase are measured with a DSB signal.
- 9. This figure is valid for the complete video signal amplitude (peak white-to-black); see Fig.3. The non–linearity is expressed as a percentage of the maximum deviation of a luminance step from the mean step, with respect to the mean step.
- 10. The test set-up and input conditions are illustrated by Fig.4. The figures are measured at an input signal of 10 mV RMS.
- 11. Measured with a source impedance of 75Ω .

The signal-to-noise ratio =
$$20 \log \frac{V_O \text{ black-to-white}}{V_{n \text{ (RMS)}} \text{ at B} = 5 \text{ MHz}}$$

12. The sound circuit is measured (unless otherwise specified) with an input signal of V_{15} of 50 mV RMS, a carrier frequency of 5.5 MHz at a Δf of 27.5 kHz. The QL of the demodulator tuned circuit is 16 and the volume control is

Philips Semiconductors Preliminary specification


Small signal combination IC for black/white TV


TDA8303 TDA8303A

connected to the supply. The reference circuit must be tuned in such a way that the output is symmetrical clipping at maximum volume.


- 13. The test set-up is illustrated by Fig.6. The AM rejection curve (typical) is illustrated by Fig.7.
- 14. The output signal is measured at a $\Delta f = 7.5$ kHz and maximum volume control.
- 15. The demodulator tuned circuit must be tuned at minimum distortion.
- 16. Weighted noise, measured in accordance with CCIR 468.
- 17. See also note 1. The volume can be controlled by using a potentiometer connected to ground (value 4.7 k Ω) or by means of a variable direct voltage. In the latter event the relatively low input impedance must be taken into account.
- 18. The AFC control voltage is obtained by multiplying the IF output signal (which is also used to drive the synchronous demodulator) with a reference carrier. This reference carrier is obtained from the demodulator tuned circuit via a 90 degree phase shift network. The IF output signal has an asymmetrical frequency spectrum with respect to the carrier frequency. To avoid problems due to this asymmetrical signal the AFC circuit is followed by a sample-and-hold circuit which samples during the sync level. As a result the AFC output voltage contains no video information. The specified control slope decreases when the AFC output is loaded with two resistors between the voltage supply and ground.
- 19. At very weak input signals the drive signal for the AFC circuit will have a high noise content. This noise input has an asymmetrical frequency spectrum which will cause an offset of the AFC output voltage. The characteristics given for weak signals are measured with a SAW filter (OFW 1956) connected in front of the IC input signal such that the input signal of the IC is 150 μV RMS.
- 20. The minimum value is obtained by connecting a 1.8 k Ω resistor between pins 17 and 25. The slicing level can be varied by changing the value of this resistor (higher resistor value results in larger value of the minimum sync pulse amplitude). The slicing level is independent of the video information.
- 21. Frequency control is obtained by supplying a correction current to the oscillator RC network via a resistor connected between the phase 1 detector output and the oscillator network. The oscillator can be adjusted to the correct frequency by short circuiting the sync separator bias network (pin 25) to the voltage supply. To avoid the need of a VCR switch the time constant of the phase detector at strong input signals is sufficiently short to obtain a stable picture during VCR playback. During the vertical retrace period the time constant is even shorter so that the head—errors of the VCR are compensated at the beginning of scan. During conditions of weak signal (information derived from the AGC circuit) the time constant is increased to obtain a better noise immunity.
- 22. This figure is valid for an external load impedance of 82 k Ω between pin 28 and the phase adjustment potentiometer.
- 23. The functions in-sync/out-of-sync and transmitter identification have been combined on pin 22. The capacitor is charged during the sync pulse and discharged during the time difference between gating $(6.5 \,\mu\text{s})$ and the sync pulse.
- 24. The vertical scan is synchronized by means of a divider system. Therefore no frequency adjustment is required for the ramp generator. The divider detects whether the incoming signal has a vertical frequency of 50 or 60 Hz and corrects the vertical amplitude.
- 25. These figures are based on test samples.
- 26. Measured at an input signal amplitude of 150 μV RMS (pin 18).

TDA8303 TDA8303A







TDA8303A





TDA8303 TDA8303A






TDA8303 TDA8303A






TDA8303A




TDA8303A


Table 1 Switching levels coincidence detector

CONDITION	CONTROL SENSITIVITY HORIZONTAL OSCILLATOR (kHz/μS)					
V ₂₂	T2 - T1	T3 = SCAN				
V ₂₂ > 6.7 V and						
strong signal	11.3	7.6				
weak signal	1.3	1.3				
1 < V ₂₂ < 5.7 V and						
strong signal	11.3	7.6				
weak signal	11.3	7.6				
V ₂₂ < 0.7	11.3	7.6				





TDA8303A




TDA8303 TDA8303A

PACKAGE OUTLINE

DIP28: plastic dual in-line package; 28 leads (600 mil)

SOT117-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	5.1	0.51	4.0	1.7 1.3	0.53 0.38	0.32 0.23	36.0 35.0	14.1 13.7	2.54	15.24	3.9 3.4	15.80 15.24	17.15 15.90	0.25	1.7
inches	0.20	0.020	0.16	0.066 0.051	0.020 0.014	0.013 0.009	1.41 1.34	0.56 0.54	0.10	0.60	0.15 0.13	0.62 0.60	0.68 0.63	0.01	0.067

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION		REFER	ENCES	EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT117-1	051G05	MO-015AH			92-11-17 95-01-14

Philips Semiconductors Preliminary specification

Small signal combination IC for black/white TV

TDA8303 TDA8303A

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (T_{stg max}). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Free Manuals Download Website

http://myh66.com

http://usermanuals.us

http://www.somanuals.com

http://www.4manuals.cc

http://www.manual-lib.com

http://www.404manual.com

http://www.luxmanual.com

http://aubethermostatmanual.com

Golf course search by state

http://golfingnear.com

Email search by domain

http://emailbydomain.com

Auto manuals search

http://auto.somanuals.com

TV manuals search

http://tv.somanuals.com