

# **M8U-Internal**

## **Product Manual**

2.5" Hard Disk Drive



May 12, 2015 Rev 3.4 PM-M8U-USB2.0-100698037 Rev. F

© 2015 Seagate Technology LLC. All rights reserved. Seagate and Seagate Technology are registered trademarks of Seagate Technology LLC in the United States and/or other countries. Spinpoint is either a trademark or registered trademark of Seagate Technology LLC or one of its affiliated companies in the United States and/or other countries. All other trademarks or registered trademarks are the property of their respective owners. When referring to drive capacity, one gigabyte, or GB, equals one billion bytes and one terabyte, or TB, equals one trillion bytes. Your computer's operating system may use a different standard of measurement and report a lower capacity. In addition, some of the listed capacity is used for formatting and other functions, and thus will not be available for data storage. Actual data rates may vary depending on operating environment and other factors. The export or re-export of hardware or software containing encryption may be regulated by the U.S. Department of Commerce, Bureau of Industry and Security (for more information, visit www.bis.doc.gov), and controlled for import and use outside of the U.S. Seagate reserves the right to change, without notice, product offerings or specifications.

## **TABLE OF CONTENTS**

CHAPT	ER 1	SCOPE	1
1.1	USER DEF	TNITION	1
1.2		ORGANIZATION	
1.3			
1.4		СЕ	
CHAPT	FD 7	DESCRIPTION	2
CHAFT			
2.1		CTION	
2.2		rures	
2.3		DS AND REGULATIONS	
2.4	HARDWAH	RE REQUIREMENTS	5
CHAPT		SPECIFICATIONS	
3.1		ATION SUMMARY	
3.2		SPECIFICATIONS	
3.3		CONFIGURATIONS	
3.4		ANCE SPECIFICATIONS	
3.5		ONSUMPTION	
3.6		MENTAL SPECIFICATIONS	
3.7	RELIABILI	ITY SPECIFICATIONS	12
CHAPT	ER 4	INSTALLATION	13
4.1	SPACE RE	OUIREMENTS	13
4.2		NG INSTRUCTIONS	
4.3		G	
4.3.		Orientation	
4.3.	2	Ventilation	15
4.4	CABLE CO	ONNECTORS	16
4.4.	1	USB Connectivity	16
4.5	DRIVE INS	STALLATION	19
4.6	System S	TARTUP PROCEDURE	20
CHAPTI	ER 5	DISK DRIVE OPERATION	21
5.1	HEAD / DI	SK ASSEMBLY (HDA)	21
5.1.	1	Base Casting Assembly	21
5.1.2	_	DC Spindle Motor Assembly	
5.1.	-	Disk Stack Assembly	
5.1.		Head Stack Assembly	
5.1.5		Voice Coil Motor and Actuator Latch Assemblies	
5.1.		Air Filtration System	
5.1.3		Load/Unload Mechanism	
<b>5.2</b> 5.2.		ECTRONICS Digital Signal Process and Interface Controller	
5.2.1		USB Interface Controller	
	-	The Host Interface Control Block	
		The Buffer Control Block	
5.2	2.2.3	The Disk Control Block	
	2.2.4	The Disk ECC Control Block	
		Power Management	
5.2.		Read/Write IC	
5.2.1 5.2.1		Time Base Generator Automatic Gain Control	
5.2.		Automatic Gain Control	
5.2.		Analog Anti-Aliasing Low Pass Filter	
5.2.		Analog to Digital Converter (ADC) and FIR	
	NAOTI T	annal Draduat Manual DEV 2.4	

5.3	SERVO SYSTEM	
5.4	READ AND WRITE OPERATIONS	
5.4.1	I The Read Channel	
5.4.2	2 The Write Channel	29
5.5	FIRMWARE FEATURES	
5.5.1	l Read Caching	29
5.5.2	8	
5.5.3	8	
5.5.4		
5.5.5		
СНАРТЕ		
6.1	INTRODUCTION	
6.2	PHYSICAL INTERFACE	
6.2.1		
	1.1 Mechanical Overview	
	1.2 Connector	
6.2.1		
6.2.1		
6.2.1	-	
6.2.1	8	
6.2.1		
6.2.1		
6.2.1		
6.2.1		
6.2.1		
6.2.2	· · · · · · · · · · · · · · · · · · ·	
6.2.2		
6.2.2	8 8	
6.2.2		
6.2.2		
6.2.2	8 1 ( )	
6.2.2	8 1 ( ) 8 8	
6.2.3	<i>B</i> Power Distribution	45
6.2.3	3.1 Overview	45
6.2.3	3.2 Bus-powered Hubs	45
6.2.3	3.3 Self-powered Hubs	
6.3	PROTOCOL LAYER	
6.3.1		
6.3.2		
6.3.2		
6.3.2		
6.3.2		
6.3.2		
6.3.2	1	
6.3.2		
6.3.2		
6.3.3		
0.3.3 6.3.3		
6.3.3		
6.3.3		
6.3.3	5	
6.3.4	1	
6.3.5	5 1 51	
6.3.5		
6.3.5		
6.3.6	5 USB Device Generic Framework	59
6.3.0	5.1 USB Device State	
0.0.0		

6.3.6.1.2	Powered	60
6.3.6.1.3	Default	61
6.3.6.1.4	Address	61
6.3.6.1.5	Configured	61
6.3.6.1.6	Suspended	
6.3.6.1.7	Bus Enumeration	
6.3.6.2	Generic USB Device Operation	
6.3.6.2.1	Dynamic Attachment and Removal	
6.3.6.2.2	Address Assignment	
6.3.6.2.3	Configuration	
6.3.6.2.4	Data Transfer	
6.3.6.2.5	Power Management	
6.3.6.2.6	Request Processing	
6.3.6.3	Standard USB Device Requests	
6.3.6.3.1	Standard USB Device Request Overview	
6.3.6.3.2	Clear Feature (Request Code 1)	
6.3.6.3.3	Get Configuration ( Request Code 8)	
6.3.6.3.4	Get Descriptor ( Request Code 6)	
6.3.6.3.5	Get Interface (Request Code 10)	
6.3.6.3.6	Get Status ( Request Code 0)	
6.3.6.3.7	Set Address (Request Code 5)	
6.3.6.3.8	Set Configuration (Request Code9)	
6.3.6.3.9	Set Descriptor ( Request Code 7)	
6.3.6.3.10	Set Feature (Request Code 3)	
6.3.6.3.11	Set Interface (Request Code 11)	
6.3.6.3.12	Synch Frame (Request Code 12)	
6.3.6.4 6.3.6.4.1	Standard USB Descriptor Standard USB Descriptor Overview	
6.3.6.4.2		
6.3.6.4.3	Device Descriptor Device Qualifier Descriptor	
6.3.6.4.4	Configuration Descriptor	
6.3.6.4.5	Other_Speed_Configuration_ Descriptor	
6.3.6.4.6	Interface Descriptor	
6.3.6.4.7	Endpoint Descriptor	
6.3.6.4.8	String Descriptor	
	ONLY TRANSPORT	
	IONAL CHARACTERISTICS	
	ONLY MASS STORAGE RESET (CLASS-SPECIFIC REQUEST)	
	AX LUN (CLASS-SPECIFIC REQUEST)	
	Device Packet Transfer Order	
6.4.1.4 Сомм	and Queuing	
6.4.1.5 BI-DIRI	ECTIONAL COMMAND PROTOCOL	
6.4.2 STAND	ard Descriptors	
	E DESCRIPTOR	
6.4.2.2 CONFIG	GURATION DESCRIPTOR (TABLE 6-22)	
6.4.2.3 INTERF	ACE DESCRIPTOR	86
	INT DESCRIPTOR	
	COL (COMMAND/DATA/STATUS)	
	AND BLOCK WRAPPER (CBW)	
	AND STATUS WRAPPER (CSW)	
	TRANSFER CONDITIONS	
6.4.3.3.1	COMMAND TRANSPORT	
6.4.3.3.2	DATA TRANSPORT	
6.4.3.3.3	STATUS TRANSPORT	
6.4.3.3.4	Phase Error	
6.4.3.3.5	RESET RECOVERY	
	Device Data Transfers	
	EW	
	AND MEANINGFUL CBW	
Spinpoint M8U	I-Internal Product Manual REV 3.4	

6.4.4	.3 VALID A	AND MEANINGFUL CSW	
6.4.4	.4 DEVICE	E ERROR HANDLING	
6.4.4	.5 Host E	Error Handling	
6.4.4	.6 Error	CLASSES	
6.4.4	.6.1	CBW NOT VALID	
6.4.4	.6.2	INTERNAL DEVICE ERROR	
6.4.4	.6.3	Host/Device Disagreements	
6.4.4	.6.4	Command Failure	
6.5		OMMAND SET	
6.5.1	OVERV	'IEW	
		JFI DEVICE CONCEPTUAL VIEW	
		OMMAND SET OVERVIEW	
		RY COMMAND (12H)	
6.5.3	B READ(	(10) Command (28h)	
6.5.4	READ	CAPACITY COMMAND (25H)	
6.5.5	READ I	FORMAT CAPACITY COMMAND (23H)	
		ITY LIST	
6.5.6	6 WRITE	E(10) Command (2Ah)	
СНАР	TER 7	MAINTENANCE	
7.1	GENER	AL INFORMATION	
7.2	MAINTEN	NANCE PRECAUTIONS	
7.3	SERVICE	E AND REPAIR	

## **TABLE OF TABLES**

Table 3-1 : Specifications	
Table 3-2 : Physical Specifications	7
Table 3-3 : Logical Configurations	
Table 3-4 : Performance Specifications	8
Table 3-5 : Power consumption	9
Table 3-6 : Environmental Specifications	10
Table 3-7 : Reliability Specifications	12
Table 4-1 : USB Connector Pin Definitions	
Table 4-2 : Logical Drive Parameters	
Table 6-1 : USB Connector Termination Data	34
Table 6-2 : High-speed Signaling Levels	
Table 6-3 : PID Types	
Table 6-4 : Visible Device States	
Table 6-5 : Format of Setup Data	
Table 6-6 : Standard Device Request	66
Table 6-7 : Standard Request Codes	
Table 6-8 : Descriptor Types	
Table 6-9 : Standard Feature Sectors	
Table 6-10 : Test Mode Selectors	
Table 6-10 : Test Mode Selectors       Table 6-11 : Standard Device Descriptor	
Table 6-12 : Device Qualifier Descriptor	75
Table 6-12 : Device Quanter Descriptor	
Table 6-13 : Standard Configuration Descriptor	
Table 6-14 : Onler Speed Configuration Descriptor       Table 6-15 : Standard Interface Descriptor	
Table 6-16 : Standard Endpoint Descriptor	
Table 6-16 : Standard Endpoint Descriptor         Table 6-17 : Allowed wMaxPacketSize Values for Different Numbers of Transaction per Microframe	80
Table 6-17: Allowed WMAXPacketSize Values for Different Numbers of Transaction per Microframe	82
Table 6-18 : String Descriptor Zero, Specifying Language Supported by the Device	82
Table 6-19 : UNICODE String Descriptor	
Table 6-20 : Bulk Only Transport Device Descriptor         Table 6-21 : Bulk Only Transport Device Descriptor	
Table 6-21 : Example Serial Number Format         Table 6-22 : Data of the serial Number Format	85
Table 6-22 : Bulk Only Transport Configuration Descriptor	
Table 6-23 : Bulk Only Data Interface Descriptor	
Table 6-24 : Bulk-In Endpoint Descriptor	
Table 6-25 : Bulk-Out Endpoint Descriptor	
Table 6-26 : Command Block Wrapper	
Table 6-27 : Command Status Wrapper	
Table 6-28 : Command Block Status Values	
Table 6-29 : UFI Commands Set	95
Table 6-30 : INQUIRY Command	
Table 6-31 : INQUIRY Data Format	96
Table 6-32 : READ(10) Command	
Table 6-33 : READ CAPACITY Command	
Table 6-34 : READ CAPACITY Data	
Table 6-35 : READ FORMAT CAPACITY Command	98
Table 6-36 : Capacity List	99
Table 6-37 : Capacity List Header	00
Tuble 6.57 . Euplicity Elist Header	99
Table 6-38 : Current/Maximum Capacity Descriptor	99
Table 6-38 : Current/Maximum Capacity Descriptor	99
Table 6-38 : Current/Maximum Capacity Descriptor	99 100 100

## **TABLE OF FIGURES**

Figure 3-1 : Measurement Position	11
Figure 4-1 : Mechanical Dimension	
Figure 4-2 : Mounting-Screw Clearance	15
Figure 4-3 : USB connector type	
Figure 4-4 : USB interface	
Figure 5-1 : Exploded Mechanical View	
Figure 5-2 : Read/Write 88C9310	27
Figure 6-1 : Interlayer Communication Flow	32
Figure 6-2 : Keyed Connector Protocol	33
Figure 6-3 : USB Series "A" Receptacle Interface	35
Figure 6-4 : USB Series "B" Receptacle Interface	
Figure 6-5 : USB Series "B" Plug Interface	36
Figure 6-6 : USB Series "B" Plug Interface	37
Figure 6-7 : USB Standard Detachable Cable Assembly	38
Figure 6-8 : USB High-/full-speed Hardwired Cable Assembly	38
Figure 6-9 : USB Low-speed Hardwired Cable Assembly	
Figure 6-10 : USB Cable Signal	40
Figure 6-11 : Example High-speed Capable Transceiver Circuit	41
Figure 6-12 : Compound Bus-powered Hub	46
Figure 6-13 : Compound Self-powered Hub	47
Figure 6-14 : PID Format	
Figure 6-15 : ADDR	50
Figure 6-16 : Endpoint Field	
Figure 6-17 : Data Field Format	50
Figure 6-18 : Token Format	
Figure 6-19 : Data Packet Format	
Figure 6-20 : Handshake Format	
Figure 6-21 : SOF Packet	53
Figure 6-22 : Control Transaction Model	55
Figure 6-23 : Setup Stage	55
Figure 6-24 : Data Stage	
Figure 6-25 : Status In Stage	
Figure 6-26 : Status Out Stage	57
Figure 6-27 : Bulk Transaction Model	57
Figure 6-28 : Bulk Transaction Diagram	
Figure 6-29 : Enumeration	
Figure 6-30 : Enumeration	
Figure 6-31 : wIndex Format when Specifying an Endpoint	
Figure 6-32 : wIndex Format when Specifying an Interface	
Figure 6-33 : Information Returned by a GetStatus() Request to a Device	
Figure 6-34 : Information Returned by a GetStatus() Request to an Interface	
Figure 6-35 : Information Returned by a GetStatus() Request to an Endpoint	70
Figure 6-36 : Command/Data/Status Flow	88
Figure 6-37 : Status Transport Flow	
Figure 6-38 : Host/UFI Device Conceptual View	94
Figure 7-1 : HDD handling guide-Please handle HDD by side surfaces!	102
Figure 7-2 : HDD handling guide-Do not Touch Cover and PCB	102
Figure 7-3 : HDD handling guide-Do Not Stack!	102
Figure 7-4 : HDD handling guide-Prevent Shocks!	103

## CHAPTER 1 SCOPE

Welcome to the Spinpoint<sup>™</sup> M8U-Internal <sup>series</sup> of Samsung<sup>™</sup> hard disk drive. This series of drives consists of the following models: ST320LM008, ST500LM016, ST750LM024, and T1000LM026. This chapter provides an overview of the contents of this manual, including the intended user, manual organization, terminology and conventions. In addition, it provides a list of references that might be helpful to the reader.

## **1.1 User Definition**

The Spinpoint M8U product manual is intended for the following readers:

- Original Equipment Manufacturers (OEMs)
- Distributors

## **1.2 Manual Organization**

This manual provides information about installation, principles of operation, and interface command implementation. It is organized into the following chapters:

- Chapter 1 SCOPE
- Chapter 2 DESCRIPTION
- Chapter 3 SPECIFICATIONS
- Chapter 4 INSTALLATION
- Chapter 5 DISK DRIVE OPERATION
- Chapter 6 SATA INTERFACE
- Chapter 7 MAINTENANCE

In addition, this manual contains a glossary of terms to help you understand important information

#### 1.3 USB

A USB system has an asymmetric design, consisting of a host, a multitude of downstream USB ports, and multiple peripheral devices connected in a tiered-star topology. Additional USB hubs may be included in the tiers, allowing branching into a tree structure, subject to a limit of 5 levels of tiers. USB host may have multiple host controllers and each host controller may provide one or more USB ports. Up to 127 devices, including the hub devices, may be connected to a single host controller.

USB supports three data rates:

A Low Speed (1.1, 2.0) rate of 1.5Mbit/s (187.5kB/s) that is mostly used for Human Interface Devices (HID) such as keyboards, mice, and joysticks.

A Full Speed (1.1, 2.0) rate of 12Mbit/s (1.5MB/s). Full Speed was the fastest rate before the USB 2.0 specification and many devices fall back to Full Speed. Full Speed devices divide the USB bandwidth between them in a first-come first-served basis and it is not uncommon to run out of bandwidth with several isochronous devices. All USB Hubs support Full Speed.

A Hi-Speed (2.0) rate of 480 Mbit/s (60 MB/s).

#### 1.4 Reference

For additional information about the USB interface, refer to:

- USB 0.7: Released in November 1994
- USB 0.8: Released in December 1994
- USB 0.9: Released in April 1995
- USB 0.99: Released in August 1995
- USB 1.0 Release candidate: Released in November 1995
- USB 1.0 (1.5Mbit/s, Low-Speed and 12Mbit/s, Full-Speed): Released in January 1996
- USB 1.1: Released in September 1998
- USB 2.0 (480Mbit/s, Hi-Speed): Released in April 2000

For introduction about USB interface please refer to:

- Universal Serial Bus (USB\*) Overview (URL: <u>http://www.intel.com/technology/usb/index.htm</u>)
- USB Implementers Forum, Inc (URL: <u>http://www.usb.org</u>)
- USB 2.0 Specification (URL: <u>http://www.usb.org/developers/docs/</u>)
- FireWire vs. USB2.0 (URL: http://www.qimaging.com/support/downloads/documents/FirewireUSB.pdf)

## CHAPTER 2 DESCRIPTION

This chapter summarizes general functions and key features of the Spinpoint M8U hard disk drive, as well as the standards and regulations they meet.

#### 2.1 Introduction

The Samsung Spinpoint M8U 2.5 inch hard disk drive is high capacity, high performance random access storage device, which uses non-removable 2.5-inch disks as storage media. Each disk incorporates thin film metallic media technology for enhanced performance and reliability. And for each disk surface there is a corresponding movable head actuator assembly to randomly access the data tracks and write or read the user data.

The Spinpoint M8U hard disk drive includes the USB controller embedded in the disk drive PCB electronics. The drive's electrical interface is compatible with all mandatory, optional and vendor-specific commands within the USB specification.

Drive size conforms to the industry standard 2.5-inch form factor and mini USB interface.

The Spinpoint M8U hard disk drive incorporates TuMR head and Noise Predictive PRML (Partial Response Maximum Likelihood) signal processing technologies. These advanced technologies allow for areal density of about 700.0 Gigabits per square inch and storage capacity of maximum 500.0 Gigabytes per disk.

The heads, disk(s), and actuator housing are environmentally sealed within an aluminum-alloy base and cover. As the disks spin, air circulates within this base and cover, commonly referred to as the head and disk assembly (HDA), through a non-replaceable absolute filter ensuring a contamination free environment for the heads and disks throughout the life of the drive.

## 2.2 Key Features

Key features of the Spinpoint M8U hard disk drive includes:

- Formatted capacities are 320, 500, 750 GB, 1TB
- $9.5 \pm 0.2$  mm height form factor
- 5400 RPM Class
- 12 ms average seek time
- High accuracy rotary voice coil actuator with embedded sector servo
- Universal Serial Bus (USB) Interface (Supports USB 2.0 speed)
- Supports LBA Addressing modes
- Supports all logical geometries as programmed by the host
- 8MB buffer memory for read and write cache.
- Transparent media defect mapping
- High performance in-line defective sector skipping
- Auto-reassignment
- Automatic error correction and retries
- On-the-fly (OTF) error correction
- Noise predictive PRML read channel
- TA detection and correction
- TuMR/PMR head
- SMART III support
- 1MB = 1,000,000 Bytes, 1GB = 1,000,000,000 Bytes

Accessible capacity may vary as some OS uses binary numbering system for reported capacity

#### 2.3 Standards and Regulations

The Samsung Spinpoint M8U / Seagate® Momentus® hard disk drive depends upon its host equipment to provide power and appropriate environmental conditions to achieve optimum performance and compliance with applicable industry and governmental regulations. Special attention has been given in the areas of safety, power distribution, shielding, audible noise control, and temperature regulation.

The Spinpoint M8U hard disk drive satisfies the following standards and regulations:

- Underwriters Laboratory (UL): Standard 1950. Information technology equipment including business equipment.
- Canadian Standards Association (CSA): Standard C22.2 No.3000-201 Information technology equipment including business equipment.
- Technisher Überwachungs Verein (TUV): Standard EN 60 950. Information technology equipment including business equipment.

#### 2.4 Hardware Requirements

The Spinpoint M8U hard disk drive is designed for use with host computers and controllers that are USB compatible. It is connected to a PC either by:

- Using an adapter board with USB interface, or
- Plugging a cable from the drive directly into a PC motherboard with an USB interface.

## **CHAPTER 3** SPECIFICATIONS

This chapter gives a detail description of the physical, electrical and environmental characteristics of the Spinpoint M8U hard disk drive.

## 3.1 Specification Summary

DESCRIPTION	ST320LM008	ST500LM016	ST750LM024	ST1000LM026			
Number of R/W	2		4				
Maximum KBPI		179K					
Flexible data TPI		40	0				
Encoding method	Noise Predictive PRML						
Interface	face USB interface (Supprots USB 2.0 speed)						
Actuator type	Rotary Voice Coil						
Servo type	Embedded Sector Servo						
Spindle Speed (RPM)	5400 RPM Class						

#### Table 3-1: Specifications

## **3.2** Physical Specifications

DESCRIPTION	ST320LM008	ST500LM016	ST750LM024	ST1000LM026
Physical dimensions				
Length (mm)			104	
Width (mm)				
Height (mm)			9.5	
Weight (g, max)		1 Disk	x 99 / 2 Disk 107	

**Table 3-2: Physical Specifications** 

## **3.3** Logical Configurations

**Table 3-3: Logical Configurations** 

DESCRIPTION	ST320LM008	ST500LM016	ST750LM024	ST1000LM026
Total Number of logical sectors	625,142,448	976,773,168	1,465,149,168	1,953,525,168
Capacity	320GB	500GB	750GB	1TB

\* 1MB = 1,000,000 Bytes, 1GB = 1,000,000,000 Bytes

\* Accessible capacity may vary as some OS uses binary numbering system for reported capacity.

## **3.4** Performance Specifications

DESCRIPTION	ST320LM008	ST500LM016	ST750LM024	ST1000LM026	
Average Latency	5.6 ms				
Data Transfer Rate (Max)					
buffer to/from media	145MB/s				
host to/from buffer	500 MB/s				
Rotational Speed	5,400 RPM Class				
Buffer size	8MB				

**Table 3-4: Performance Specifications** 

- *NOTES:* \* Seek time is defined as the time from the receipt of a read, write or seek command until the actuator has repositioned and settled on the desired track with the drive operating at nominal DC input voltages and nominal operating temperature.
  - \* Average seek time is determined by averaging the time to complete 1,000 seeks of random length.
  - \* Average latency is the time required for the drive to rotate 1/2 of a revolution and on average is incurred after a seek completion prior to reading or writing user data.
  - \* Spin up time is the time elapsed between the supply voltages reaching operating range and the drive being ready to accept all commands.
  - \* Actual rotational speed can be different a little.

## 3.5 **Power consumption**

DESCRIPTION		ST320LM008	ST500LM016	ST750LM024	ST1000LM026
Rated					
Voltage	v		+5	5	
Current	Α		0.8	5	
Power Consumption					
Spin-Up (Max)	mA		750.0	0	
Idle	Watt		1.8		
Seq W/R (File)	Seq W/R (File) Watt 3.2				
Random Seek	Watt		3.0		
Stand by	Watt	1.4			
Sleep	Watt	1.4			
Power Requirements					
Tolerance For + 5V	%	+/- 5			
Ripple, 0-30MHz	$mV_{p-p}$	p-p 100			
Supply Rise Time	Supply Rise Time msec 7-100				
Supply Fall Time	Sec	<5			

#### Table 3-5: Power consumption

#### SPECIFICATIONS

## **3.6** Environmental Specifications

#### **Table 3-6: Environmental Specifications**

DESCRIPTION	ST320LM008	ST500LM016	ST750LM024	ST1000LM026	
Ambient Temperature	(Drive temperature measured on position of figure 3-1 should be max 65C in range of 5C-55C,				
	specified operation tem	perature.)			
Operating		5 ~	55°C		
Non-operating		-40 ~	~ 70°C		
Max. gradient		20°C/	20%/hr		
(Temperature/Humidity)					
Relative Humidity (non condensing)					
Operation	5~90 %				
Non-operation	5~95 %				
Maximum wet bulb temperature					
Operating	30° C				
Non-operating	40° C				
Altitude (relative to sea level)					
Operating	-300 ~ 3,000 m				
Non-operating	-400 ~ 15,000 m				
Vibration					
Operating :					
10-500 Hz, Random :	0.9 Grms				
Non-operating :					
10-500 Hz, Random	5.85 Grms				




Figure 3-1 : Measurement Position.

#### SPECIFICATIONS

DESCRIPTION		ST320LM008	ST500LM016	ST750LM024	ST1000LM026
Linear Shock (1/2 sine pulse)					
Operating	2.0 ms	325G			
Non-operating	2.0 ms	750G			
<b>Rotational Shock</b>					
Operating	2.0 ms	3K rad/sec <sup>2</sup>			
Non-operating	2.0 ms	30K rad/sec <sup>2</sup>			
Acoustic Noise (Typical Sound Power)					
Idle		2.4 Bels			
Seek		2.6 Bels			

#### Table 3-6: Environmental Specifications (continued)

## 3.7 Reliability Specifications

#### Table 3-7: Reliability Specifications

DESCRIPTION	ST320LM008	ST500LM016	ST750LM024	ST1000LM026	
<b>Recoverable Read Error</b>	<10 in 10 <sup>11</sup> bits				
Non-Recoverable Read Error	$<1$ sector in $10^{14}$ bits				
MTBF (POH)	550,000 hours				
MTTR (Typical)	5 minutes				
Load/Unload Cycles					
Ambient		600,	000		

## **CHAPTER 4** INSTALLATION

This chapter describes how to unpack, mount, configure and connect a Spinpoint M8U hard disk drive. It also describes how to install the drive in systems.

## 4.1 Space Requirements

Figure 4-1 shows the external dimensions of the drive.




Figure 4-1: Mechanical Dimension

#### 4.2 Unpacking Instructions

- (1) Open the shipping container of the Spinpoint M8U hard disk drive.
- (2) Lift the packing assembly that contains the drive out of the shipping container.
- (3) Remove the drive from the packing assembly. When you are ready to install the drive, remove it from the ESD (Electro Static Discharge) protection bag. Take precautions to protect the drive from ESD damage after removing it from the bag.

CAUTION: During shipment and handling, the anti-static ESD protection bag prevents electronic component damage due to electrostatic discharge. To avoid accidental damage to the drive, do not use a sharp instrument to open the ESD protection bag.

(4) Save the packing material for possible future use.

#### 4.3 Mounting


Refer to your system manual for complete mounting details.

- (1) Be sure that the system power is off.
- (2) For mounting, use four **M3 screws**.

CAUTION: Torque applied to the screws is recommended to be 3.5 [kg\* cm]  $\pm 0.5$  (3.0 [inch \*pounds]  $\pm 0.5$ )

#### 4.3.1 Orientation

Figure 4-2 shows the physical dimensions and mounting holes located on each side of the drive. The mounting holes on Spinpoint M8U hard disk drive allow the drive to be mounted in any direction.



**Figure 4-2: Mounting Dimensions** 

#### 4.3.2 Ventilation

The Spinpoint M8U hard disk drive is designed to operate without the need of a cooling fan provided the ambient air temperature does not exceed 55°C. Any user-designed cabinet must provide adequate air circulation to prevent exceeding the maximum temperature.

#### 4.4 Cable Connectors

#### 4.4.1 USB Connectivity

The USB interface is connected with in a point to point configuration with the USB host port. There is no master or slave relationship within the devices. Spinpoint M8U does not require extra power.

The USB connector types are Type A, Type B, Mini-A and Mini-B. Type A and Mini-B are applied to Spinpoint M8U.

Figure 4.3 illustrates USB connector type.




Figure 4-3 USB connector type

		_		
Ļ	,	-		
4	3	2	1	
Туре А				

Туре В

Pin	Name	Cable color	Definition
1	VCC	Red	+5V
2	D-	White	Data -
3	D+	Green	Data +
4	GND	Black	Ground

```
Mini-A Mini-B
```

Pin	Name	Cable color	Definition
1	VCC	Red	+5V
2	D-	White	Data -
3	D+	Green	Data +
4	ID	none	Permits distinction of Micro-A and Micro-B plug Type A : connected to ground type B : not connected
5	GND	Black	Signal Ground

Table 4-1 lists the signals connection on the USB interface.

Figures 4.6 and 4.7 illustrates USB connector locations on the Spinpoint M8U.




Figure 4-4 USB Interface

## 4.5 Drive Installation

The Spinpoint M8U hard disk drive can be installed in an USB-compatible system:

- To install the drive with a motherboard that contains USB port (type A), connect the drive to the USB port using a USB plugs (type A).
- If the drive connect to the USB Hub or Keyboard USB port, make the drive bad detection or bad operation (because of low bus power).
- If some OS in PC System or Host can not detection the drive, the system need USB driver installation.

#### 4.6 System Startup Procedure

Once the Spinpoint M8U hard disk drive and along with the adapter board (if required) have been installed in your system, the drive can now be partitioned and formatted for operation. To set up the drive correctly, follow these instructions:

- 1. Power on the system.
- 2. Typically the system will detect a configuration change automatically. If so, then jump to step 5.
- 3. Connected Drive Detection normally as removable disk but can not access drive folder, please create partition & format first.
- 4. Perform the following steps that applies to your system: (example for XP)
  - I. Select Control Panel Computer Management Disk Manager in OS Utility.
  - II. Click the right mouse button of Selected USB device disk, and select New Partition.
  - III. Step 1. Click Next Button.
  - IV. Step 2. Select Partition Type and Click Next Button.
  - V. Step3. Select Partition Size and Click Next Button
  - VI. Step 4. Assign Drive Letter and Click Next Button.
  - VII. Step 5. Select File System, quick format option and Click Next Button.
  - VIII. Step 6. Click Finish Button
- 5. If the system recognizes the drive but experiences problem on properly handling the full capacity of the drive, run Disk Manager utility program provided by Samsung and follow the instructions. The Disk Manager utility program is available from Samsung on a floppy diskette, or downloadable from the Samsung website at <u>http://www.seagate.com</u> If, after all these steps are successfully completed, your system will not boot up, then contact technical support.

#### **Table 4-2: Logical Drive Parameters**

DESCRIPTION	ST320LM008	ST500LM016	ST750LM024	ST1000LM026
Total Number of logical sectors	625,142,448	976,773,168	1,465,149,168	1,953,525,168
Capacity	320GB	500GB	750GB	1TB

#### NOTES:

- The total numbers of sectors is calculated by (Cylinders x Heads x Sectors) of the selected drive type.
- 1MB = 1,000,000 Bytes, 1GB = 1,000,000,000 Bytes Accessible capacity may vary as some OS uses binary numbering system for reported capacity.
- Windows 95 or 98 that use FAT16 file system will limit the drive's logical partition at 2.1GB per logical drive. Windows95 OSR2 or later allow for the FAT32 file system which provides access to greater than 2GB of logical capacity.
- A low-level format is not required, as this was done at the factory before shipment.

## CHAPTER 5 DISK DRIVE OPERATION

This chapter describes the operation of the Spinpoint M8U hard disk drive functional subsystems. It is intended as a guide to the operation of the drive, rather than a detailed theory of operation.

#### 5.1 Head / Disk Assembly (HDA)

The Spinpoint M8U hard disk drive consists of a mechanical sub-assembly and a printed circuit board assembly (PCBA), as shown in Figure 5-1. This section describes the mechanism of the drive.

The head / disk assembly (HDA) contains the mechanical sub-assemblies of the drive, which are sealed between the aluminum-alloy base and cover. The HDA consists of the base casting assembly (which includes the DC spindle motor assembly), the disk stack assembly, the head stack assembly, and the rotary voice coil motor assembly (which includes the actuator latch assembly). The HDA is assembled in a clean room. These subassemblies cannot be adjusted or field repaired.

CAUTION: To avoid contamination in the HDA, never remove or adjust its cover and seals. Disassembling the HDA voids your warranty.

The Spinpoint M8U hard disk drive models and capacities are distinguished by the number of heads and disks. The ST320LM008 have one (1) disk and two (2) read/write heads. The ST500LM016 has one (1) disk and two (2) heads. The ST750LM024 have two (2) disks and four (4) read/write heads. The ST1000LM026 has two (2) disks and four (4) read/write heads.

#### 5.1.1 Base Casting Assembly

A one piece, aluminum-alloy base casting provides a mounting surface for the drive mechanism and PCBA. The base casting also serves as the flange for the DC spindle motor assembly. A gasket provides a seal between the base and cover castings that enclose the drive mechanism.

#### 5.1.2 DC Spindle Motor Assembly

The DC spindle motor assembly consists of the brush-less three-phase motor, spindle bearing (FDB) assembly, disk mounting hub, and a labyrinth seal. The entire spindle motor assembly is completely enclosed in the HDA and integrated to the base casting. The labyrinth seal prevents bearing lubricant from coming out into the HDA.




Figure 5-1: Exploded Mechanical View

#### 5.1.3 Disk Stack Assembly

The disk stack assembly in the Spinpoint M8U hard disk drive consists of 1 or 2 disks and disk spacers secured on the hub of the spindle motor assembly by a disk clamp. The glass disks have a sputtered thin-film magnetic coating.

#### 5.1.4 Head Stack Assembly

The head stack assembly consists of an E-block/coil sub-assembly, read/write heads, a flexible circuit, and bearings. The E-block/coil sub-assembly is assembled with an E-block and over-molded coil. Read/write heads are mounted to spring-stainless steel flexures that are then swage mounted onto the E-block arms.

The flexible circuit connects the read/write heads with the PCBA via a connector through the base casting. The flexible circuit contains a read/write Preamplifier IC.

#### 5.1.5 Voice Coil Motor and Actuator Latch Assemblies

The rotary voice coil motor consists of upper and lower permanent magnets and magnetic yokes fixed to the base casting and a rotary over-molded coil on the head stack assembly. Each magnet consists of two alternating poles and is attached to the magnet yoke. Pawl latch and rubber crash stops mounted on a magnetic yoke physically prevent the head(s) from moving beyond the designed inner boundary into the spindle or off the disk surface.

Current from the power amplifier induces a magnetic field in the voice coil. Fluctuations in the field around the permanent magnets move the voice coil so that heads can be positioned in the requested cylinder.

#### 5.1.6 Air Filtration System

Heads fly very close to the disk surfaces. Therefore, it is very important that air circulating within the drive be maintained free of particles. Samsung HDAs are assembled in a purified air environment to ensure cleanliness and then sealed with a gasket. To retain this clean air environment, the Spinpoint M8U hard disk drive is equipped with a re-circulating filter, which is located in the path of the airflow close to the rotating disk and is designed to trap any particles that may develop inside HDA.

#### 5.1.7 Load/Unload Mechanism

Portable computer is exposed to heavy handling environment comparing with desk top computer. Load/Unload mechanism provides to protect data loss caused by head hitting to disk due to the abnormal shock and vibration in the transportation and handling.

When power is shut down, head will move to parking position on the ramp.

#### **5.2 Drive Electronics**

The Spinpoint M8U hard disk drive attains its intelligence and performance through the specialized electronic components mounted on the PCBA. The components are mounted on one side of the PCBA.

The Preamplifier IC is the only electrical component that is not on the PCBA. It is mounted on the flexible circuit inside the HDA. Locating the Preamplifier IC as close as possible to the read/write heads via surface mount technology improves the signal to noise ratio.

#### 5.2.1 Digital Signal Process and Interface Controller

The DSP core controller has a dual ARM CPU that incorporates a true 16-bit digital signal processor (DSP), a bus controller unit (BCU), an interrupt controller unit (ICU), a general purpose timer (GPT), and SRAM

#### 5.2.2 USB Interface Controller

The USB interface disk controller works in conjunction with the DSP core to perform the USB interface control, buffer data flow management, disk format/read/write control, and error correction functions of an embedded disk drive controller. The DSP communicates with the disk controller module by reading from and writing to its various internal registers.

To the DSP core, the registers of the disk controller appear as unique memory or I/O locations that are randomly accessed and operated upon. By reading from and writing to the registers, the DSP core initiates operations and examines the status of the different functional blocks. Once an operation is started, successful completion or an error condition may cause the disk controller to interrupt the DSP core, which then examines the status registers of the disk controller and determines an appropriate course of action. The local DSP core may also poll the device to ascertain successful completion or error conditions.

#### 5.2.2.1 The Host Interface Control Block

The HBI module responds to the command issued from the host and controls the data transfer between the buffer memory module and the host.

The HBI module supports the following main features:

- Power Saving
- 8/16 bit host interface
- A deep FIFO (32 x 32 bit) used as the temporary buffer for the data transfer
- 512 byte
- Microprocessor Interrupts
- 6 endpoints ( EP0-EP2 IN/OUT)
- Mass Storage class bulk-only transport with flow control
- Support Control transport
- Support Suspend/resume mode

#### 5.2.2.2 The Buffer Control Block

The Buffer Control block manages the flow of data into and out of the buffer. Significant automation allows buffer activity to take place automatically during read/write operations between the host and the disk. This automation works together with automation within the Host Interface Control and Disk Control blocks to provide more bandwidth for the local microprocessor to perform non-data flow functions.

The buffer control circuitry keeps track of buffer full and empty conditions and automatically works with the Disk Control block to stop transfers to or from the disk when necessary. In addition, transfers to or from the host are automatically stopped or started based on buffer full or empty status.

Additional functionality is provided in the Buffer Control block through the following features:

- Increased automation to support minimal latency read operations with minimal latency.
- Capability to support the execution of multiple consecutive Auto-Write commands without loss of data due to overwriting of data.
- Auto write pointer.
- A disk sector counter that can monitor the transfers between the disk and buffer.
- Read/Write cache support.

#### 5.2.2.3 The Disk Control Block

The Disk Control block manages the flow of data between the disk and the buffer. Many flexible features and elements of automation have been incorporated to complement the automation contributed by the Host and Buffer blocks.

The Disk Control block consists of the programmable sequencer (Disk Sequencer), CDR/data split logic, disk FIFO, fault tolerant sync detect logic, and other support logic.

The programmable sequencer contains a 31-by-4 byte programmable SRAM and associated control logic, which is programmed by the user to automatically control all single track format, read, and write operations. From within the sequencer micro program, the Disk Control block can automatically deal with such real time functions as defect skipping, servo burst data splitting, branching on critical buffer status and data compare operations. Once the Disk Sequencer is started, it executes each word in logical order. At the completion of the current instruction word, it either continues to the next instruction, continues to execute some other instruction based upon an internal or external condition having been met, or it stops.

During instruction execution or while stopped, registers can be accessed by the DSP to obtain status information reflecting the Disk Sequencer operations taking place.

#### 5.2.2.4 The Disk ECC Control Block

The Disk Control Block supports a programmable iterative Error Correction Code (ECC) that is capable of achieving extremely low data failure rates. The iterative code is designed to replace the Reed-Solomon (RS) codes and is designed to operate well in random noise as well as in a defect-dominated environment. RS-ECC-less iterative decoder with programmable Noise Predictive non-linear Viterbi detector to accommodate a large range of data densities

#### 5.2.2.5 Power Management

Power management features are incorporated into each block of the Spinpoint M8U. This allows the designer to tailor the amount of power management to the specified design. Other power management features include:

- Independent power management control for each block.
- DSP block powered down and up when needed.
- Disk Sequencer and associated disk logic powered up when the Disk Sequencer is started.
- Weak pull-up structure on input pins to prevent undesirable power consumption due to floating CMOS inputs.

#### 5.2.3 Read/Write IC

The Read/Write IC, shown in Figure 5-3 provides read/write-processing functions for the drive. The Read/Write IC receives the Read GATE and Write GATE signals, write data, and servo AGC and gates from the Interface Controller. The Read/Write IC sends decoded read data and the read reference clock. It receives write data from the Interface Controller.

The 88C9310 which is embedded in 88i9322(Rev2.0) is a sampled-data digital PRML channel designed to work with a disk controller and a read/write preamplifier to provide the signal processing elements required to build a state of the art high density, high speed disk drive. The 88C9310 implements a noise predictive, PRML Viterbi read channel (supporting) zone-bit recording,

The read/write channel functions include a time base generator, AGC circuitry, asymmetry correction circuitry (ASC), analog anti-aliasing low-pass filter, analog to digital converter (ADC), digital FIR filter, timing recovery circuits, Viterbi detector, sync mark detection, 30/32 rate block code ENDEC, serializer and de-serializer, and write pre-compensation circuits. Servo functions include servo data detection and PES demodulation. Additionally the 88C9310 contains specialized circuitry to perform various parametric measurements on the processed read signal. This allows for implementation of self-tuning and optimization capability in every drive built using the 88C9310.

A 10-bit NRZ interface is provided to support high speed data transfers and from the controller. Programming of the 88C9310 is performed through a serial interface. The serial interface is also used to read various channel parameters that are computed on the fly.

#### 5.2.3.1 Time Base Generator

The time base generator provides the write frequency and serves as a reference clock to the synchronizer during non-read mode.

#### 5.2.3.2 Automatic Gain Control

The AGC accepts a differential signal from the pre-amp, and provide a constant output amplitude to the analog filter. It's capable of accepting signal ranges from 50 mV to 400 mVppd.

#### 5.2.3.3 Asymmetry Correction Circuitry (ASC)

The ASC circuit is designed to correct for amplitude asymmetry introduced by MR heads. The compensation range of this circuit is  $\pm/-25\%$ . This circuit allows optimal bias current to be used independent of the asymmetry effect.

#### 5.2.3.4 Analog Anti-Aliasing Low Pass Filter

The 7<sup>th</sup> order equal-ripple analog filter provide filtering of the analog signal from AGC before it's being converted to digital signal with the ADC. Its main function is to avoid aliasing for the ADC circuit.

#### 5.2.3.5 Analog to Digital Converter (ADC) and FIR

The output of the analog filter is quantified using a 6 bit FLASH ADC. The digitized data is then equalized by the FIR to the NPV target response for Viterbi detection. The FIR filter consists of 10 independent programmable taps




Figure 5-2: Read/Write 88C9310

#### 5.3 Servo System

The Servo System controls the position of the read/write heads and holds them on track during read/write operations. The Servo System also compensates for MR write/read offsets and thermal offsets between heads on different surfaces and for vibration and shock applied to the drive.

The Spinpoint M8U hard disk drive is an Embedded Sector Servo System. Positioning information is radically located in evenly spaced servo sectors on each track.

Radial position information can be provided from these sectors for each data head. Because the drive incorporates multiple data zones and each zone has a different bit density, split data fields are necessary for optimal use of the non-servo area of the disk. The servo area remains phase-coherent across the surface of the disk, even though the disk has various data zones. The main advantage of the Embedded Sector Servo System is that it eliminates the problems of static and dynamic offsets between heads on different surfaces. The Spinpoint M8U hard disk drive Servo System is classified as a digital servo system because trackfollowing and seek control, bias cancellation, and other typical tasks are done in a Digital Signal Processor (DSP).

The Servo system has three modes of operation: track-following mode, settle mode, and velocity control mode.

- 1. Track-following mode is used when heads are "on-track." This is a position loop with an integrator in the compensation.
- 2. Settle mode is used for all accesses; head switches, short-track seeks and long-track seeks. Settle mode is a position loop with velocity damping. Settle mode does not use feed forward.
- 3. Velocity control mode is used for acceleration and deceleration of the actuator for seeking of two or more tracks. A seek operation of this length is accomplished with a velocity control loop. The drive's ROM stores the velocity profile in a look-up table.

## 5.4 Read and Write Operations

The following two sections describe the read and write channels.

#### 5.4.1 The Read Channel

The drive has one read/write head for each of the data surfaces. The signal path for the Read Channel starts at the read/write heads. When the magnetic flux transitions recorded on a disk pass under the head, they generate low-amplitude, differential output voltages. The read/write head transfers these signals to the flexible circuit's amplifier, which amplifies the signal.

The flexible circuit transmits the pre-amplified signal from the HDA to the PCBA. The EPRML channel on the PCBA shapes, filters, detects, synchronizes, and decodes the data from the disk. The Read/Write IC then sends the resynchronized data output to the 88i9322 (Rev2.0) DSP & Interface/Disk Controller.

The 88i9322(Rev2.0) Disk Controller manages the flow of data between the Data Synchronizer on the Read/Write IC and its AT Interface Controller. It also controls data access for the external RAM buffer.

The ENDEC of 88C9310 decodes the 30/32 with post-processor format to produce a serial bit stream. This NRZ (Non Return to Zero) serial data is converted to 12-bit bytes.

The Sequencer module identifies the data as belonging to the target sector. After a full sector is read, the 88i9322 (Rev2.0) checks to see if the firmware needs to apply an ECC algorithm to the data.

The Buffer Control section of the 88i9322 (Rev2.0) stores the data in the cache and transmits the data to the AT bus.

### 5.4.2 The Write Channel

The signal path for the Write Channel follows the reverse order of that for the Read Channel. The host transmits data via the AT bus to the 88i9322 (Rev2.0) Interface Controller. The Buffer Controller section of the 88i9322 (Rev2.0) stores the data in the cache. Because the data is transmitted to the drive at a rate that exceeds the rate at which the drive can write data to the disk, data is stored temporarily in the cache. Thus, the host can present data to the drive at a rate independent of the rate at which the drive can write data to the disk.

Upon correct identification of the target address, the data is shifted to the Sequencer, which generates and appends an error correcting code. The Sequencer then converts the bytes of data to a serial bit stream. The AT controller also generates a preamble field, inserts an address mark, and transmits the data to the ENDEC in the R/W IC where the data is encoded into iterative code format and pre-compensates for non-linear transition shift. The amount of write current is set by the 88i9322(Rev2.0) DSP and Interface/Disk Controller through the serial interface to the preamplifier.

The 88i9322 (Rev2.0) switches the Preamplifier and Write Driver IC to write mode and selects a head. Once the Preamplifier and Write Driver IC receives a write gate signal, it transmits current reversals to the head, which writes magnetic transitions on the disk

## 5.5 Firmware Features

This section describes the following firmware features:

- Read Caching
- Write Caching
- Track Skewing
- Defect Management
- Automatic Defect Allocation
- ECC Correction

### 5.5.1 Read Caching

The Spinpoint M8U hard disk drive uses an 8MB Read Cache to enhance drive performance and significantly improve system throughput. Use the SET FEATURES command to enable or disable Read Caching. Read caching anticipates host-system requests for data and stores that data for faster future access. When the host requests a certain segment of data, the cache feature utilizes a prefetch strategy to get the data in advance and automatically read and store the following data from the disk into fast RAM. If the host requests this data, the RAM is accessed rather than the disk.

There is a high probability that subsequent data requested will be in the cache, because more than 50 percent of all disk requests are sequential. It takes microseconds rather than milliseconds to retrieve this cached data. Thus Read Caching can provide substantial time savings during at least half of all disk requests. For

example, Read Caching could save most of the disk transaction time by eliminating the seek and rotational latency delays that prominently dominate the typical disk transaction.

Read Caching operates by continuing to fill its cache memory with adjacent data after transferring data requested by the host. Unlike a non-caching controller, the 88i9322(Rev2.0) Interface Controller continues a read operation after the requested data has been transferred to the host system. This read operation terminates after a programmed amount of subsequent data has been read into the cache memory.

The cache memory consists of an 8MB sync DRAM buffer allocated to hold the data. It can be directly accessed by the host by means of read and write commands. The unit of data stored is the logical block, or a multiple of the 512-byte sector. Therefore, all accesses to cache memory must be in multiples of the sector size. The following commands empty the cache:

- IDENTIFY DRIVE (ECh)
- FORMAT TRACK (50h)
- EXECUTE DRIVE DIAGNOSTIC (90h)
- READ LONG (23h)
- WRITE VERIFY (3Ch)
- INITIALIZE DEVICE PARAMETER (91h)
- SLEEP (99h, E6h)
- STANDBY IMMEDIATELY (94h, E0h)
- READ BUFFER (E4h)
- WRITE BUFFER (E8h)
- WRITE SAME (E9h)

## 5.5.2 Write Caching

Write caching improves both single and multi-sector write performance by reducing delays introduced by rotational latency. When the drive writes a pattern of multiple sequential data, it stores the data to a cache buffer and immediately sends a COMMAND COMPLETE message to the host before it writes the data to the disk.

The data is then written collectively to the drive thereby minimizing the disk seeking operation. Data is held in cache no longer than the maximum seek time plus rotational latency. Host retries must be enabled for Write Caching to be active.

If the data request is random, the data of the previous command is written to the disk before COMMAND COMPLETE is posted for the current command. Read commands work similarly. The previous write is allowed to finish before the read operation starts.

If a defective sector is found during a write, the sector is automatically relocated before the write occurs. This ensures that cached data that already has been reported as written successfully gets written, even if an error should occur.

If the sector is not automatically relocated, the drive drops out of write caching and reports the error as an ID Not Found. If the write command is still active on the AT interface, the error is reported during that command. Otherwise, it is reported on the next command.

## 5.5.3 Defect Management

The Spinpoint M8U hard disk drive media is scanned for defects. After defect scanning, the defective sectors are saved in the defect list. A defect encountered in the manufacturing process is slipped to the next physical sector location. All logical sector numbers are pushed down to maintain a sequential order of data. The read/write operation can "slip" over the defective sectors so that the only performance impact is idle time.

### 5.5.4 Automatic Defect Allocation

The automatic defect allocation feature automatically maps out defective sectors encountered during read sector or write sector operations. These types of defective sectors are typically caused by grown defects. During write operations, if write errors are encountered, all sectors within the target servo frame are mapped out. Original data is transferred and written into designated reserved sector areas determined by the HDD firmware.

## 5.5.5 Multi-burst ECC Correction

The drive uses a Reed-Solomon code to perform error detection and correction. For each 512 byte block, the software error correction polynomial is capable of correcting:

- One 191-bit burst error
- Up to 48 bytes with reassure pointer (off-line correction)

These errors are corrected on the fly with no performance degradation.

# CHAPTER 6 USB INTERFACE AND USB COMMANDS

## 6.1 Introduction

A Samsung disk drive with an Embedded USB Interface fully supports and enhances PC mass storage requirements. The Samsung USB interface conforms to the USB 2.0 standards in Cabling, in Physical Signals, and in Logical Programming schemes. The Samsung Embedded USB controller joins the industry premiere VLSI circuitry with ingenious programming skill that does not compromise performance or reliability. Samsung integrates and delivers the cutting edge in technology. Samsung USB class disk drives are designed to relieve and to enhance the I/O request processing function of system drivers. Figure 6-1 shows how USB Interface construct.




Figure 6-1: Interlayer Communication Flow

Physical Interface Layer- The bottom layer is a bus interface that transmits and receives packets.

Protocol Layer - The middle layer handles routing data between the bus interface and various endpoints on the device. An endpoint is the ultimate consumer or provider of data. It may be thought of as a source or sink for data.

Data Transfer Layer - The top layer is the functionality provided by the serial bus device, for instance, a mouse or ISDN interface.

## 6.2 Physical Interface

The physical interface of the USB is described in the mechanical and electrical specifications for the bus.

### 6.2.1 Mechanical Interface

This chapter provides the mechanical and electrical specifications for the cables, connectors, and cable assemblies used to interconnect USB devices. The specification includes the dimensions, materials, electrical, and reliability requirements. This chapter documents minimum requirements for the external USB interconnect. Substitute material may be used as long as it meets these minimums.

#### 6.2.1.1 Mechanical Overview

All devices have an upstream connection. Upstream and downstream connectors are not mechanically interchangeable, thus eliminating illegal loopback connections at hubs. The cable has four conductors: a twisted signal pair of standard gauge and a power pair in a range of permitted gauges. The connector is four-position, with shielded housing, specified robustness, and ease of attach-detach characteristics.

The USB physical topology consists of connecting the downstream hub port to the upstream port of another hub or to a device. The USB can operate at three speeds. High-speed (480 Mb/s) and full-speed (12 Mb/s) require the use of a shielded cable with two power conductors and twisted pair signal conductors. Lowspeed (1.5 Mb/s) recommends, but does not require the use of a cable with twisted pair signal conductors. The connectors are designed to be hot plugged.

### 6.2.1.2 Connector

To minimize end user termination problems, USB uses a "keyed connector" protocol. The physical difference in the Series "A" and "B" connectors insures proper end user connectivity. The "A" connector is the principle means of connecting USB devices directly to a host or to the downstream port of a hub. All USB devices must have the standard Series "A" connector specified in this chapter. The "B" connector allows device vendors to provide a standard detachable cable. This facilitates end user cable replacement. Figure 6-2 illustrates the keyed connector protocol.

Series "A" Connectors	Series "B" Connectors
<ul> <li>Series "A" plugs are always oriented upstream towards the Host System</li> </ul>	<ul> <li>Series "B" plugs are always oriented downstream towards the USB Device</li> </ul>
"A" Plugs (From the USB Device)	(From the Host System)
"A" Receptacles (Downstream Output from the USB Host or Hub)	"B" Receptacles (Upstream Input to the USB Device or Hub)

Figure 6-2: Keyed Connector Protocol

The following list explains how the plugs and receptacles can be mated: Series "A" receptacle mates with a Series "A" plug. Electrically, Series "A" receptacles function as

outputs from host systems and/or hubs.

Series "A" plug mates with a Series "A" receptacle. The Series "A" plug always is oriented towards

the host system.

Series "B" receptacle mates with a Series "B" plug (male). Electrically, Series "B" receptacles function as inputs to hubs or devices.

Series "B" plug mates with a Series "B" receptacle. The Series "B" plug is always oriented towards the USB hub or device.

## 6.2.1.2.1 USB Connector Termination Data

Table 6-1 provides the standardized contact terminating assignments by number and electrical value for Series "A" and Series "B" connectors.

Contact Number	Signal Name	Typical Wiring Assignment
1	VBUS	Red
2	D-	White
3	D+	Green
4	GND	Black
Shell	Shield	Drain Wire

### Table 6-1: USB Connector Termination Data

# 6.2.1.2.2 Series "A" and Series "B" Receptacles

Electrical and mechanical interface configuration data for Series "A" and Series "B" receptacles are shown in Figure 6-3 and Figure 6-4.




Figure 6-3: USB Series "A" Receptacle Interface




Figure 6-4: USB Series "B" Receptacle Interface

## 6.2.1.2.3 Series "A" and Series "B" Plugs

Electrical and mechanical interface configuration data for Series "A" and Series "B" plugs are shown in Figure 6-5 and Figure 6-6.




Figure 6-5: USB Series "B" Plug Interface




Figure 6-6: USB Series "B" Plug Interface

## 6.2.1.3 Cable

USB cable consists of four conductors, two power conductors, and two signal conductors. High-/full-speed cable consists of a signaling twisted pair, VBUS, GND, and an overall shield. High-/full speed cable must be marked to indicate suitability for USB usage. High-/full-speed cable may be used with either low-speed, full-speed, or high-speed devices. When high-/full-speed cable is used with low-speed devices, the cable must meet all low-speed requirements. Low-speed recommends, but does not require the use of a cable with twisted signaling conductors.

## 6.2.1.4 Cable Assembly

This chapter describes three USB cable assemblies: standard detachable cable, high-/full-speed captive cable, and low-speed captive cable.

A standard detachable cable is a high-/full-speed cable that is terminated on one end with a Series "A" plug and terminated on the opposite end with a series "B" plug. A high-/full-speed captive cable is terminated on one end with a Series "A" plug and has a vendor-specific connect means (hardwired or custom detachable) on the opposite end for the high-/full-speed peripheral. The low-speed captive cable is terminated or custom detachable) on the opposite end for the low-speed peripheral. Any other cable assemblies are prohibited.

## 6.2.1.4.1 Standard Detachable Cable Assemblies

High-speed and full-speed devices can utilize the "B" connector. This allows the device to have a standard detachable USB cable. This eliminates the need to build the device with a hardwired cable and minimizes end user problems if cable replacement is necessary.

Devices utilizing the "B" connector must be designed to work with worst case maximum length detachable cable. Standard detachable cable assemblies may be used only on high-speed and full-speed devices. Using a high-/full-speed standard detachable cable on a low-speed device may exceed the maximum low speed cable length. Figure 6-7 illustrates a standard detachable cable assembly.




Figure 6-7: USB Standard Detachable Cable Assembly

## 6.2.1.4.2 High-/full-speed Captive Cable Assemblies

Assemblies are considered captive if they are provided with a vendor-specific connect means (hardwired or custom detachable) to the peripheral. High-/full-speed hardwired cable assemblies may be used with either high-speed, full-speed, or low-speed devices. When using a high-/full-speed hardwired cable on a lowspeed device, the cable must meet all low-speed requirements.

Figure 6-8 illustrates a high-/full-speed hardwired cable assembly.




Figure 6-8: USB High-/full-speed Hardwired Cable Assembly

## 6.2.1.4.3 Low-speed Captive Cable Assemblies

Assemblies are considered captive if they are provided with a vendor-specific connect means (hardwired or custom detachable) to the peripheral. Low-speed cables may only be used on low-speed devices. Figure 6-9 illustrates a low-speed hardwired cable assembly.




Figure 6-9: USB Low-speed Hardwired Cable Assembly

### 6.2.1.4.4 Prohibited Cable Assemblies

USB is optimized for ease of use. The expectation is that if the device can be plugged in, it will work. By specification, the only conditions that prevent a USB device from being successfully utilized are lack of power, lack of bandwidth, and excessive topology depth. These conditions are well understood by the system software.

Prohibited cable assemblies may work in some situations, but they cannot be guaranteed to work in all instances.

### Extension cable assembly

A cable assembly that provides a Series "A" plug with a series "A" receptacle or a Series "B" plug with a Series "B" receptacle. This allows multiple cable segments to be connected together, possibly exceeding the maximum permissible cable length.

#### Cable assembly that violates USB topology rules

A cable assembly with both ends terminated in either Series "A" plugs or Series "B" receptacles. This allows two downstream ports to be directly connected.

Note: This prohibition does not prevent using a USB device to provide a bridge between two USB buses.

#### Standard detachable cables for low-speed devices

Low-speed devices are prohibited from using standard detachable cables. A standard detachable cable assembly must be high-/full-speed. Since a standard detachable cable assembly is high-/full-speed rated, using a long high-/full-speed cable exceeds the capacitive load of low-speed.

### 6.2.2 Electrical Interface

The USB transfers signal and power over a four-wire cable, shown in Figure 6-10. The signaling occurs over two wires on each point-to-point segment.

There are three data rates:

The USB high-speed signaling bit rate is 480 Mb/s.

The USB full-speed signaling bit rate is 12 Mb/s.

A limited capability low-speed signaling mode is also defined at 1.5 Mb/s.

USB 2.0 host controllers and hubs provide capabilities so that full-speed and low-speed data can be transmitted at high-speed between the host controller and the hub, but transmitted between the hub and the device at full-speed or low-speed. This capability minimizes the impact that full-speed and low-speed devices have upon the bandwidth available for high-speed devices.

The low-speed mode is defined to support a limited number of low-bandwidth devices, such as mice, because more general use would degrade bus utilization.

The clock is transmitted, encoded along with the differential data. The clock encoding scheme is NRZI with bit stuffing to ensure adequate transitions. A SYNC field precedes each packet to allow the receiver(s) to synchronize their bit recovery clocks.

The cable also carries VBUS and GND wires on each segment to deliver power to devices. VBUS is nominally +5 V at the source. The USB allows cable segments of variable lengths, up to several meters, by choosing the appropriate conductor gauge to match the specified IR drop and other attributes such as device power budget and cable flexibility. In order to provide guaranteed input voltage levels and proper termination impedance, biased terminations are used at each end of the cable. The terminations also permit the detection of attach and detach at each port and differentiate between high/full-speed and low-speed devices.




Figure 6-10: USB Cable Signal

#### 6.2.2.1 Electrical Overview

This chapter describes the electrical specification for the USB. It contains signaling, power distribution, and physical layer specifications. This specification does not address regulatory compliance. It is the responsibility of product designers to make sure that their designs comply with all applicable regulatory requirements.

The USB 2.0 specification requires hubs to support high-speed mode. USB 2.0 devices are not required to support high-speed mode. A high-speed capable upstream facing transceiver must not support low-speed signaling mode. A USB 2.0 downstream facing transceiver must support high-speed, full-speed, and low-speed modes.

To assure reliable operation at high-speed data rates, this specification requires the use of cables that conform to all current cable specifications.

In this chapter, there are numerous references to strings of J's and K's, or to strings of 1's and 0's. In each of these instances, the leftmost symbol is transmitted/received first, and the rightmost is transmitted/received last.

## 6.2.2.2 Signaling

The signaling specification for the USB is described in the following subsections.

#### **Overview of High-speed Signaling**

A high-speed USB connection is made through a shielded, twisted pair cable that conforms to all current USB cable specifications.

Figure 6-11 depicts an example implementation which largely utilizes USB 1.1 transceiver elements and adds the new elements required for high-speed operation.

High-speed operation supports signaling at 480 Mb/s. To achieve reliable signaling at this rate, the cable is terminated at each end with a resistance from each wire to ground. The value of this resistance (on each wire) is nominally set to 1/2 the specified differential impedance of the cable, or  $45\Omega$ . This presents a differential termination of  $90\Omega$ .




Figure 6-11: Example High-speed Capable Transceiver Circuit

For a link operating in high-speed mode, the high-speed idle state occurs when the transceivers at both ends of the cable present high-speed terminations to ground, and when neither transceiver drives signaling current into the D+ or D- lines. This state is achieved by using the low-/full-speed driver to assert a single ended zero, and to closely control the combined total of the intrinsic driver output impedance and the Rs resistance (to  $45\Omega$ , nominal). The recommended practice is to make the intrinsic driver impedance as low as possible, and to let Rs contribute as much of the  $45\Omega$  as possible. This will generally lead to the best termination accuracy with the least parasitic loading. In order to transmit in high-speed mode, a transceiver activates an internal current source which is derived from its positive supply voltage and directs this current into one of the two data lines via a high speed current steering switch. In this way, the transceiver generates the high-speed J or K state on the cable.

The dynamic switching of this current into the D+ or D- line follows the same NRZI data encoding scheme used in low-speed or full-speed operation and also in the bit stuffing behavior. To signal a J, the current is directed into the D+ line, and to signal a K, the current is directed into the D- line. The SYNC field and the EOP delimiters have been modified for high-speed mode.

The magnitude of the current source and the value of the termination resistors are controlled to specified tolerances, and together they determine the actual voltage drive levels. The DC resistance from D+ or D- to the device ground is required to be  $45\Omega \pm 10\%$  when measured without a load, and the differential output voltage measured across the lines (in either the J or K state) must be  $\pm 400$  mV  $\pm 10\%$  when D+ and D- are terminated with precision  $45\Omega$  resistors to ground.

The differential voltage developed across the lines is used for three purposes:

A differential receiver at the receiving end of the cable receives the differential data signal. A differential envelope detector at the receiving end of the cable determines when the link is in the Squelch state. A receiver uses squelch detection as indication that the signal at its connector is not valid.

In the case of a downstream facing hub transceiver, a differential envelope detector monitors whether the signal at its connector is in the high-speed state. A downstream facing transceiver operating in high-speed mode is required to test for this state at a particular point in time when it is transmitting a SOF packet. This is used to detect device disconnection. In the absence of the far end terminations, the differential voltage will nominally double (as compared to when a high-speed device is present) when a high-speed J or K are continuously driven for a period exceeding the round-trip delay for the cable and board-traces between the two transceivers.

USB 2.0 requires that a downstream facing transceiver must be able to operate in low-speed, full-speed, and high-speed signaling modes. An upstream facing high-speed capable transceiver must not operate in low-speed signaling mode, but must be able to operate in full-speed signaling mode. Therefore, a 1.5 k apponethe D line is not allowed for a high-speed capable device, since a high-speed capable transceiver must never signal low-speed operation to the hub port to which it is attached.

### 6.2.2.3 High-speed (480Mb/s) Driver Characteristics

A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance (Z<sub>0</sub>) of 90 $\Omega$  ±15%, a common mode impedance (Z<sub>CM</sub>) of 30 $\Omega$  ±30%, and a maximum one-way delay of 26 ns (TFSCBL). The D+ and D- circuit board traces which run between a transceiver and its associated connector should also have a nominal differential impedance of 90 $\Omega$ , and together they may add an additional 4 ns of delay between the transceivers. The differential output impedance of a high-speed capable driver is required to be 90 $\Omega$  ±10%.

When either the D+ or D- lines are driven high, VHSOH (the high-speed mode high-level output voltage driven on a data line with a precision  $45\Omega$  load to GND) must be 400 mV ±10%. On a line which is not driven, either because the transceiver is not transmitting or because the opposite line is being driven high, VHSOL (the high speed mode low-level output voltage driven on a data line with a  $45\Omega$  load to GND) must be 0 V ± 10mV.

- Note: Unless indicated otherwise, all voltage measurements are to be made with respect to the local circuit ground.
- Note: This specification requires that a high-speed capable transceiver operating in full-speed or
  - low-speed mode must have a driver impedance (ZHSDRV) of  $45\Omega \pm 10\%$ .

It is recommended that the driver impedances be matched to within  $5\Omega$  within a transceiver. For upstream facing transceivers which do not support high- speed mode, the driver output impedance (ZDRV) must fall within the range of  $28\Omega$  to  $44\Omega$ . On downstream facing ports, RPD resistors ( $15 \ k\Omega \pm 5\%$ ) must be connected from D+ and D- to ground. When a high-speed capable transceiver transitions to high-speed mode, the high-speed idle state is achieved by driving SE0 with the low-/full-speed drivers at each end of the link (so as to provide the required terminations), and by disconnecting the D+ pull-up resistor in the upstream facing transceiver. In the preferred embodiment, a transceiver activates its high-speed current driver only when transmitting high speed signals. This is a potential design challenge, however, since the signal amplitude and timing specifications must be met even on the first symbol within a packet. As a less efficient alternative, a transceiver may cause its high-speed current source to be continually active while in high-speed mode. When the transceiver is not transmitting, the current may be directed into the device ground rather than through the current steering switch which is used for data signaling. In CMOS implementations, the driver impedance will typically be realized by the combination of the driver's intrinsic output impedance and Rs. To optimally control ZHSDRV and to minimize parasitics, it is preferred the driver impedance be minimized (under  $5\Omega$ ) and the balance of the  $45\Omega$  should be contributed by the Rs component.

When a transceiver operating in high-speed mode transmits, the transmit current is directed into either the D+ or D- data line. A J is asserted by directing the current to the D+ line, a K by directing it to the D- line. When each of the data lines is terminated with a  $45\Omega$  resistor to the device ground, the effective load resistance on each side is  $22.5\Omega$ . Therefore, the line into which the drive current is being directed rises to

17.78 ma \*  $22.5\Omega$  or 400 mV (nominal). The other line remains at the device ground voltage. When the current is directed to the opposite line, these voltages are reversed.

### 6.2.2.4 High-speed (480Mb/s) Signaling Rise and Fall Times

The transition time of a high-speed driver must not be less than the specified minimum allowable differential rise and fall time (THSR and THSF). Transition times are measured when driving a reference load of  $45\Omega$  to ground on D+ and D-.

For a hub, or for a device with detachable cable, the 10% to 90% high-speed differential rise and fall times must be 500 ps or longer when measured at the A or B receptacles (respectively).

For a device with a captive cable assembly, it is a recommended design guideline that the 10% to 90% high speed differential rise and fall times must be 500 ps or longer when measured at the point where the cable is attached to the device circuit board.

#### 6.2.2.5 High-speed (480Mb/s) Receiver Characteristics

As shown in Figure 6-11, a high-speed capable transceiver which is operating in high-speed mode "listens" for an incoming serial data stream with the high-speed differential data receiver and the transmission envelope detector. Additionally, a downstream facing high-speed capable transceiver monitors the amplitude of the differential voltage on the lines with the disconnection envelope detector.

When receiving in high-speed mode, the differential receiver must be able to reliably receive signals that conform to the Receiver Eye Pattern. Additionally, it is a strongly recommended guideline that a high-speed receiver should be able to reliably receive such signals in the presence of a common mode voltage component (VHSCM) over the range of -50 mV to 500 mV (the nominal common mode component of high-speed signaling is 200 mV). Low frequency chirp J and K signaling, which occurs during the Reset handshake, should be reliably received with a common mode voltage range of -50 mV to 600 mV.

Reception of data is qualified by the output of the transmission envelope detector. The receiver must disable data recovery when the signal falls below the high-speed squelch level (V<sub>HSSQ</sub>) defined in Table 6-2. (Detector must indicate squelch when the magnitude of the differential voltage envelope is  $\leq 100$  mV, and must not indicate squelch if the amplitude of differential voltage envelope is  $\geq 150$  mV.) Squelch detection must be done with a differential envelope detector, such as the one shown in Figure 6-10. The envelope detector used to detect the squelch state must incorporate a filtering mechanism that prevents indication of squelch during differential data crossovers.

The definition of a high-speed packet's SYNC pattern, together with the requirements for high-speed hub repeaters, guarantee that a receiver will see at least 12 bits of SYNC (KJKJKJKJKK) followed by the data portion of the packet. This means that the combination of squelch response time, DLL lock time, and end of SYNC detection must occur within 12 bit times. This is required to assure that the first bit of the packet payload will be received correctly.

In the case of a downstream facing port, a high-speed capable transceiver must include a differential envelope detector that indicates when the signal on the data exceeds the high-speed Disconnect level (V<sub>HSDSC</sub>) as defined in Table 6-2. (The detector must not indicate that the disconnection threshold has been exceeded if the differential signal amplitude is  $\leq 525$  mV, and must indicate that the threshold has been exceeded if the differential signal amplitude is  $\geq 625$  mV.)

## 6.2.2.6 High-speed (480Mb/s) Signaling Levels

The high-speed signaling voltage specifications in Table 6-2 must be met when measuring at the connector closest to the transceiver, using precision  $45\Omega$  load resistors to the device ground as reference loads. All voltage measurements are taken with respect to the local device ground.

Source Connector         Target Connector           High-speed Differential "1"         DC Levels: Vescor (min) S D = S Vescor (max) See Note 1.         AC Differential Levels: A transmitter must conform to be speatem templates called out in Section 7.1.2.         AC Differential Levels           High-speed Differential "0"         DC Levels: Vescor (min) S D = S Vescor (max) See Note 2.         The signal at the target connector must be recoverable, as defined by the eye pattern templates called out in Section 7.1.2.           High-speed Differential "0"         DC Levels: Vescor (min) S D = S Vescor (max) See Note 1.         AC Differential Levels: A C Differential Levels: Vescor (min) S D = S Vescor (max) See Note 1.         AC Differential Levels: AC Differential Levels: The signal at the target connector must be recoverable, as defined by the eye pattern templates called out in Section 7.1.2.           High-speed J State         High-speed Differential "         Heigh-speed Differential "           High-speed J State         High-speed Differential "         AC Differential Levels Vescor (max) (min) S (D + - D) S           Orbit & State (differential vottage: applies only deved are high-speed tapable)         DC Levels: Vescor (max) (min) S (D + - D) S         AC Differential Levels The differential signal at the target connector must be 2 300 mV           High-speed I die State         NA         Vessor (min) S (D + - D) S         AC Differential Levels Vessor (max) (D + - D) S           High-speed I die State	Table 6-2: High-speed Signaling Levels						
Vesoe (min) ≤ D = ≤ Vesoe (max)     AC Differential Levels:     AC Differential Levels:       AC Differential Levels:     AC Differential Levels:     AC Differential Levels:       High-speed Differential "0"     DC Levels:     AC Differential Levels:       High-speed Differential "1"     High-speed Differential "1"     High-speed Differential "1"       High-speed Differential "1"     High-speed Differential "1"     High-speed Differential "1"       High-speed State     High-speed Differential "1"     High-speed Differential "1"       High-speed Squeich State     DC Levels:     AC Differential Levels:       Vessers: (max)     See Note 3.     DC Levels:     AC Differential Levels       Chrip J State     High-speed Differential "1"     High-speed Differential "1"     High-speed Differential "1"       High-speed Squeich State     NA     DC Levels:     AC Differential signal at the targe connector must be > 300 m/	Bus State						
Vesce, (min) ≤ D - ≤ Vesce, (max)     See Note 1.       AC Differential Levels:     A C Differential Levels:       A transmitter music conform to the eye pattern templates called out in Section 7.1.2.     The signal at the target connector music be recoverable, as defined by the eye pattern templates called out in Section 7.1.2.       High-speed Differential 10"     DC Levels: Vesce, (min) ≤ D - ≤ Vesce, (max)     The signal at the target connector music be recoverable, as defined by the eye pattern templates called out in Section 7.1.2.       High-speed Differential 10"     DC Levels: Vesce, (min) ≤ D - ≤ Vesce, (max)     AC Differential Levels: A transmitter music conform to the eye pattern templates called out in Section 7.1.2.       High-speed J State     High-speed Differential 1"     High-speed Differential 1"       High-speed J State     High-speed Differential 10"     High-speed Differential 1"       High-speed J State     High-speed Differential 10"     High-speed Differential 10"       Ching 1 State (differential voltage: applies only denog rest when both thus band device are high-speed capable)     DC Levels: Vesces (max) (D+ -D-) ≤ Vesces (max) (D+ -D-) ≤ Vesce must be ≤ 300 mV receiver must not indicate speciel magnitude of differential voltage is a 100 mV.       High-speed Idle State     NA     Vesces (D+ -D-) ≤ Vesces (max) (D+ -D-) ≤ Vesce must be ≤ 300 mV. <td>High-speed Differential "1"</td> <td>DC Levels:</td> <td></td>	High-speed Differential "1"	DC Levels:					
See Note 1.     AC Differential Levels:     AC Differential Levels       A transmitter music conform to out in Section 7.1.2.     The signal at the target connector music to recoverable, as defined by the eye pattern templates called out in Section 7.1.2.     The signal at the target connector music to recoverable, as defined by the eye pattern templates called out in Section 7.1.2.       High-speed Differential '0'     DC Levels: Veace. (min) S D - S Veace. (max) See Note 1.     AC Differential Levels:       A transmitter music conform to see Note 2.     AC Differential Levels:     AC Differential Levels:       A transmitter music conform to see Note 1.     AC Differential Levels:     AC Differential Levels:       A transmitter music conform to see Note 2.     See Note 2.     See Note 2.       High-speed J State     High-speed Differential '1'     High-speed Differential '1'       High-speed J State     High-speed Differential '0'     High-speed Differential '0'       Chiffer State (differential votage: applies only during reset when both hub and device are high-speed capable)     OC Levels: Veace. (max) (0+ - D-) S     Co Differential Levels       Chifferential votage: applies only device are high-speed capable)     NA     Veace. Receiver must be 200 model onnector must be 2 300 mV see Note 3.       High-speed Idle State     NA     Veace. Receiver must be 1 of differential votage is 2 100 mV see Note 3.       High-speed Idle State     NA     Veace. Receiver must not indicate squeck if manytude of differential votage is 2 100 mV see Note 3. <td></td> <td>Vнsoн (min) ≤ D+ ≤ Vнsoн (max)</td> <td></td>		Vнsoн (min) ≤ D+ ≤ Vнsoн (max)					
AC Differential Levels:     AC Differential Levels:       A transmitter music conform to the eye pattern templates called out in Section 7.1.2.     The signal at the target connector music be recoverable, as defined valide out in Section 7.1.2.       High-speed Differential "0"     DC Levels:       Versou (min) S D - S Versour (max) See Note 1.     AC Differential Levels:       AC Differential Levels:     AC Differential Levels:       High-speed J State     High-speed Differential "1"       High-speed J State     High-speed Differential "0"       High-speed J State     DC Levels:       Verseux (min) S (D+ - D-) S     Contervential stagnal at the target connector must be a 200 mV       Ching J State     DC Levels:       Verseux (min) S (D+ - D-) S     The differential signal at the target connector must be a 200 mV       Verseux (min) S (D+ - D-) S     The differential signal at the target connector must be a 200 mV       Verseux (min) S (D+ - D-) S     The differential signal at the target connector must be a 200 mV       Verseux (min) S (D+ - D-) S     Confferential signal at the target connector must be a 200 mV       Verseux (min) S (D+ - D-) S     Confferential Levels:       Verseux (m		$V \mapsto SOL(min) \leq D \le V \mapsto SOL(max)$					
A transmitter must conform to the eye pattern templates called out in Section 7.1.2.     The signal at the target connector by the eye pattern templates called out in Section 7.1.2.       High-speed Differential "0"     DC Levels:       Vieson (min) S D - S Vieton (max)     See Note 2.       A transmitter must conform to the eye pattern templates called out in Section 7.1.2.     AC Differential Levels:       A C Differential Levels:     AC Differential Levels:       A transmitter must conform to the eye pattern templates called out in Section 7.1.2.     AC Differential Levels:       High-speed J State     High-speed Differential "1"       High-speed State     High-speed Differential "0"       DC Levels:     Voleney (min) S (D+ - D-) S       Chinery K State     DC Levels:       Voleney (min) S (D+ - D-) S     The differential soltage: applies only during reset when both hub and device are high-speed capterney (min) S (D+ - D-) S       Port Levels:     Voleney (min) S (D+ - D-) S       Verser (min) S (D+ - D-) S     The differential soltage squalch when magnitude of differential voltage is S100 mV'       High-speed Squelch State     NA     Versers (min		See Note 1.					
the eye pattern templates called out in Section 7.1.2.     mist be recoverable, as defined by the eye pattern templates called out in Section 7.1.2.       High-speed Differential "0"     DC Levels: Veso. (min) ≤ D - ≤ Veso. (max) See Note 1.     See Note 2.       AC Differential Levels:     AC Differential Levels: A transmitter must conform to the eye pattern templates called out in Section 7.1.2.     AC Differential Levels: The signal at the target connection must be recoverable, as defined by the eye pattern templates called out in Section 7.1.2.       High-speed J State     High-speed Differential "1"     High-speed Differential "1"       High-speed J State     High-speed Differential "1"     High-speed Differential "1"       High-speed J State     High-speed Differential "1"     High-speed Differential "1"       High-speed J State     High-speed Differential "1"     High-speed Differential "1"       High-speed J State     High-speed Differential "0"     High-speed Differential "1"       Charp J State (contexpress when both hub and device are high-speed called out in S (D+ - D-) ≤     AC Differential Levels       Vorser J (min) ≤ (D+ - D-) ≤     De Levels: Vorser (mins)     Charp Levels       Vorser J (min) ≤ (D+ - D-) ≤     The differential state are to differential votage; applies only during reset when both hub and device are high-speed Squelch State     NA       High-speed Squelch State     NA     Vessa - Receiver must Indicate squelch is 2150 mV.       High-speed Squelch State     NA     De Levels: Magnitude of diff		AC Differential Levels:	AC Differential Levels				
High-speed Differential "0"     DC Levels: V+stoc (min) ≤ D + SV+stoc (max) V+stoc (min) ≤ D + SV+stoc (max) See Note 1.     AC Differential Levels: A transmitter must conform to but in Section 7.1.2.     AC Differential Levels: The signal at the target connection to us section 7.1.2.       High-speed J State     High-speed Differential "1"     High-speed Differential "1"     High-speed Differential "1"       High-speed X State     High-speed Differential "1"     High-speed Differential "1"     High-speed Differential "1"       Chirp J State (differential voltage: applies only device are high-speed capable)     DC Levels: Voltage (min) ≤ (D + - D-) ≤     AC Differential Levels       Chirp J State (differential voltage: applies only device are high-speed capable)     DC Levels: Voltage (min) ≤ (D + - D-) ≤     AC Differential Levels       The differential voltage: applies only device are high-speed capable)     DC Levels: Voltage (min) ≤ (D + - D-) ≤     AC Differential Levels       High-speed Squelch State     NA     Vsease Receiver must not indicate squelch when both hub and device are high-speed capable)       High-speed Idle State     NA     Vsease Receiver must not indicate squelch when both hub and device are high-speed capable)       High-speed Idle State     NA     DC Levels: Voltage is 2160 mV receiver must not indicate squelch is 2160 mV see Note 3.       High-speed Idle State     NA     DC Levels: Vseo min s (D+, D-) ≤ Vseo max See Note 1.       AC Differential Levels: Vseo min s (D+, D-) ≤ Vseo max See Note 3.     See Note 3.       Hi		the eye pattern templates called	by the eye pattern templates				
VHBOH (min) ≤ D - ≤ VHBOH (max)         VHBOL (min) ≤ D + ≤ VHBOL (max)         See Note 1.         AC Differential Levels:         A transmitter must conform to the eye pattern templates called out in Section 7.1.2.         See Note 2.         See Note 2.         High-speed J State         High-speed Differential "1"         High-speed K State         Ohip J State (differential witage: applies only device are high-speed capable)         OC Levels: Volume (min) ≤ (D+ - D-) ≤ Volume (min) ≤ (D+ - D-) ≤         Chiffer State (differential witage: applies only during reset when both hub and device are high-speed capable)         DC Levels: Volumex (min) ≤ (D+ - D-) ≤         Volumex (max)         Volumex (max)         Volumex (max)         Volumex (max)         Volumex (max)         Volumex (min) ≤ (D+ - D-) ≤         Volumex (max)         Volumex (max)         Volumex (max)         Volumex (max)         AC Differential Levels         Volumex (max)         Volumex (max)         DE Levels: <td></td> <td>See Note 2.</td> <td>See Note 2.</td>		See Note 2.	See Note 2.				
Vescu (min) ≤ D+ ≤ Vescu (max) See Note 1.     AC Differential Levels:     AC Differential Levels:       A transmitter must conform to the eye pattern templates called out in Section 7.1.2.     The signal at the target connector must be recoverable, as defined built be eye pattern templates called out in Section 7.1.2.       High-speed J State     High-speed Differential "1"     High-speed Differential "1"       High-speed J State     High-speed Differential "0"     High-speed Differential "0"       Chirp J State (differential votage: applies only device are high-speed capable)     DC Levels:     AC Differential Levels Voewsv (max)       Chirp K State (differential votage: applies only during reset when both hub and device are high-speed capable)     DC Levels:     AC Differential levels Voewsv (max)       Chirp K State (differential votage: applies only during reset when both hub and device are high-speed capable)     DC Levels:     AC Differential levels The differential signal at the targe connector must be ≥ 300 mV voewsv (max)       High-speed Squelch State     NA     Vesca - Receiver must indicate squeloh when magnitude of differential votage is ≤100 mV. see Note 3.       High-speed Idle State     NA     DC Levels: Vasion min s (D+, D-) ≤ Vesion max see Note 3.       Start of High-speed Packet (HSDOP)     Data lines switch from high-speed J or K to high-speed J or high-speed K state.       End of High-speed Disconnect State (at downstream facing port)     NA     Vesca - Nothestream facing port magnitude of differential votage is z 50 mV, at the sample time	High-speed Differential "0"	DC Levels:					
See Note 1.     AC Differential Levels:     AC Differential Levels:       A transmitter must conform to the eye pattern templates called out in Section 7.1.2.     The signal at the target connector must be recoverable, as defined but in Section 7.1.2.       High-speed J State     High-speed Differential "1"     High-speed Differential "0"       High-speed K State     High-speed Differential "0"     High-speed Differential "0"       Chirp J State (differential voltage: applies only during reset when both hub and device are high-speed capable)     DC Levels: Voeware (min) ≤ (D+ - D-) ≤     AC Differential Levels The differential signal at the target connector must be ≤ 300 mV       Chirp K State (differential voltage: applies only during reset when both hub and device are high-speed capable)     DC Levels: Voeware (min) ≤ (D+ - D-) ≤     AC Differential Levels The differential signal at the target connector must be ≤ 300 mV       High-speed Squelch State     NA     Voeware (max)     AC Differential voltage is s ≥150 mV. See Note 3.       High-speed Idle State     NA     DC Levels: Voeion min ≤ (D+, D-) ≤ Voeion max See Note 3.       High-speed Idle State     NA     DC Levels: Voeion min ≤ (D+, D-) ≤ Voeion max See Note 3.       Stat of High-speed Packet (HSEOP)     Data lines switch from high-speed Idle to high-speed J or K to high-speed Idle state.       High-speed Disconnect State (at downstream facing port)     NA     Vuesion modificate facing port magnitude of differential voltage is z 200 mV with the single port		Vнsoн (min) ≤ D- ≤ Vнsoн (max)					
AC Differential Levels:     AC Differential Levels:       A transmitter must conform to the eye pattern templates called out in Section 7.1.2.     The signal at the target connector must be recoverable, as defined out in Section 7.1.2.       High-speed J State     High-speed Differential "1"     High-speed Differential "1"       High-speed K State     High-speed Differential "0"     High-speed Differential "0"       Chirp J State (differential voltage: applies only during reset when both hub and device are high-speed capable)     DC Levels: Voetney (min) ≤ (D+ - D-) ≤ Voetney (max)     AC Differential Levels       Chirp K State (differential voltage: applies only during reset when both hub and device are high-speed capable)     DC Levels: Voetney (min) ≤ (D+ - D-) ≤ Voetney (max)     AC Differential Levels The differential signal at the target connector must be ≥ 300 mV       High-speed Squelch State     NA     Voetney (max) (S (D+ - D-) ≤ Voetney (max)     The differential signal at the target connector must be ≥ 300 mV       High-speed Idle State     NA     DC Levels: Voetney (max)     The differential voltage is ≤100 mV: receiver must indicate squelch when magnitude of differential voltage is ≤100 mV. see Note 3.       High-speed Idle State     NA     DC Levels: Vesion mis (D+, D-) ≤ Vesion max See Note 3.       Stat of High-speed Packet (HSEOP)     Data lines switch from high-speed Idle to high-speed Idle state.       High-speed Disconnect State (at downstream facing port)     NA     Vesions - Disconstream facing port magnitude of differential voltage disconstream facing port)		$VHSOL(min) \le D + \le VHSOL(max)$					
A transmitter must conform to the eye pattern templates called out in Section 7.1.2.       The signal at the target connector must be recoverable, as defined by the eye pattern templates called out in Section 7.1.2.         High-speed J State       High-speed Differential "1"       High-speed Differential "1"         High-speed X State       High-speed Differential "0"       High-speed Differential "0"         Chipp J State (differential voltage: applies only during reset when both hub and device are high-speed capable)       DC Levels: Voltage: (max)       AC Differential Levels The differential signal at the targe connector must be 2 300 mV         Chipp K State (differential voltage: applies only device are high-speed capable)       DC Levels: Voltage: (max)       AC Differential Levels The differential signal at the targe connector must be 2 300 mV         Chipp K State (differential voltage: applies only device are high-speed capable)       DC Levels: Voltage: (max)       AC Differential Levels The differential signal at the targe connector must be 5 -300 mV         High-speed Squelch State       NA       Vessor Receiver must indicate squelch when magnitude of differential voltage is s150 mV. See Note 3.         High-speed Idle State       NA       DC Levels: Vesor mis (D+, D-) ≤ Vesor max See Note 1.         AC Differential Levels: Magnitude of differential voltage is s150 mV. See Note 3.       Magnitude of differential voltage is s150 mV. See Note 3.         Statt of High-speed Packet (HSSOP)       Data lines switch from high-speed Idle to high-speed Idle state. <t< td=""><td></td><td>See Note 1.</td><td></td></t<>		See Note 1.					
the eye pattern templates called out in Section 7.1.2.must be recoverable, as defined by the eye pattern templates called out in Section 7.1.2.High-speed J StateHigh-speed Differential "1"High-speed Differential "1"High-speed J StateHigh-speed Differential "0"High-speed Differential "0"Chipp J State (differential voltage; applies only device are high-speed capable)DC Levels: Voleseu (max)AC Differential Levels The differential signal at the targe connector must be 2 300 mVChip K State (differential voltage; applies only during reset when both hub and device are high-speed capable)DC Levels: Voleseu (max)AC Differential Levels The differential signal at the targe connector must be 2 300 mVChip K State (differential voltage; applies only during reset when both hub and device are high-speed capable)DC Levels: Voleseu (max)AC Differential levels The differential signal at the targe connector must be 2 -300 mVHigh-speed Squelch StateNAViseac Receiver must indicate squeloh when magnitude of differential voltage is s100 mV; receiver must not indicate squelch if magnitude of differential voltage is s 2150 mV. See Note 3.High-speed Idle StateNADC Levels: Vision mis (D+, D-) S Vision max See Note 1. AC Differential Levels: Magnitude of differential voltage is s 100 mVStart of High-speed Packet (HSGOP)Data lines switch from high-speed J or high-speed J or high-speed s tate.End of High-speed Packet (HSGOP)Data lines switch from high-speed J or K to high-speed Idle state.High-speed Disconnect State (at downstream facing port)NA <td></td> <td>AC Differential Levels:</td> <td>AC Differential Levels:</td>		AC Differential Levels:	AC Differential Levels:				
High-speed J State       High-speed Differential "1"       High-speed Differential "1"         High-speed K State       High-speed Differential "0"       High-speed Differential "0"         Chirp J State (differential voltage: applies only during reset when both hub and device are high-speed capable)       DC Levels: Volumev (max) (D+ - D-) ≤       AC Differential Levels The differential signal at the targe connector must be 2:300 mV         Chirp K State (differential voltage: applies only during reset when both hub and device are high-speed capable)       DC Levels: Volumev (max) (D+ - D-) ≤       AC Differential Levels The differential signal at the targe connector must be 2:300 mV         High-speed Squelch State       NA       Vsssg - Receiver must indicate squelch when magnitude of differential voltage is 2:100 mV; receiver must not indicate squelch if magnitude of differential voltage is s:100 mV.         High-speed Idle State       NA       DC Levels: Vssor min s (D+, D-) s Vssor max See Note 3.         High-speed Packet (HSOP)       Data lines switch from high-speed Idle to high-speed Idle state.         End of High-speed Packet (HSOP)       Data lines switch from high-speed J or K to high-speed Idle state.         High-speed Disconnect State (at downstream facing port)       NA       Vssos - Downstream facing port must not indicate device is a S25 mV, and must indicate device disconnection when magnitude of differential voltage is a S25 mV, at the sample time		the eye pattern templates called	by the eye pattern templates				
High-speed K State         High-speed Differential "0"         High-speed Differential "0"           Chirp J State (differential voltage; applies only during reset when both hub and device are high-speed capable)         DC Levels: Volumex (max)         AC Differential Levels The differential signal at the targe connector must be 2 300 mV           Chirp K State (differential voltage; applies only during reset when both hub and device are high-speed capable)         DC Levels: Volumex (max)         AC Differential Levels The differential signal at the targe connector must be 2 300 mV           High-speed Squelch State         DC Levels: Volumex (max)         AC Differential Levels The differential voltage is ≤100 mV receiver must not indicate squelch if magnitude of differential voltage is ≥150 mV. See Note 3.           High-speed Idle State         NA         DC Levels: Volumex (max)         Vesor must continicate squelch if magnitude of differential voltage is ≥100 mV           Start of High-speed Packet (HSOP)         Data lines switch from high-speed Idle to high-speed Idle state.         Data lines switch from high-speed Idle to high-speed Idle state.           High-speed Disconnect State (at downstream facing port)         NA         Vesor - Downstream facing port must not indicate device disconnection when magnitude of differential voltage is ≥ 100 mV		See Note 2.	See Note 2.				
Chirp J State (differential voltage; applies only during reset when both hub and device are high-speed capable)         DC Levels: Volumev (min) ≤ (D+ - D-) ≤ Volumev (max)         AC Differential Levels           Chirp K State (differential voltage; applies only during reset when both hub and device are high-speed capable)         DC Levels: Volumev (max)         AC Differential Levels           High-speed Squelch State         DC Levels: Volumev (max)         AC Differential Levels         AC Differential Levels           High-speed Idle State         NA         Vulsaca - Receiver must the is squelch when magnitude of differential voltage is ≤100 mV.           High-speed Idle State         NA         DC Levels: Volsaca - Receiver must not indicate squelch if magnitude of differential voltage is ≥150 mV.           High-speed Idle State         NA         DC Levels: Value voltage is ≤100 mV.           See Note 3.         DC Levels: Value voltage is ≤100 mV.           Start of High-speed Packet (HSSOP)         Data lines switch from high-speed Idle to high-speed Idle state.           High-speed Disconnect State (at downstream facing port)         NA         Vissoc - Downstream facing port must not indicate device disconnection if differential voltage is ≥152 mV, and must indicate device disconnection when magnitude of differential voltage is ≥152 mV, and must indicate device disconnection when magnitude of differential voltage is ≥152 mV, and must indicate device disconnection when magnitude of differential voltage is ≥152 mV, and must indicate device disconnection when magnitude of differential voltage is ≥152 mV, and must indicate de	High-speed J State	High-speed Differential *1*	High-speed Differential "1"				
(differential voltage: applies only during reset when both hub and device are high-speed capable)       VCHURPU (max)       The differential signal at the targe connector must be ≥ 300 mV         Chirp K State (differential voltage: applies only during reset when both hub and device are high-speed capable)       DC Levels:       AC Differential Levels         The differential voltage: applies only during reset when both hub and device are high-speed capable)       DC Levels:       AC Differential Levels         High-speed Squelch State       NA       VHS02 - Receiver must indicate squelch when magnitude of differential voltage is ≤100 mV. see Note 3.         High-speed Idle State       NA       DC Levels:       VHS02 - Receiver must indicate squelch if magnitude of differential voltage is ≤100 mV. see Note 3.         High-speed Idle State       NA       DC Levels:       VHS02 - Receiver must not indicate squelch is ≥150 mV. see Note 3.         High-speed Idle State       NA       DC Levels:       VHS03 - Receiver must not indicate squelch is ≥150 mV. see Note 3.         Start of High-speed Packet (HSSOP)       Data lines switch from high-speed Idle to high-speed J or high-speed is ≥100 mV see Note 3.         End of High-speed Packet (HSSOP)       Data lines switch from high-speed J or K to high-speed Idle state.         High-speed Disconnect State (at downstream facing port)       NA       VHS05 - Downstream facing port must not indicate device disconnection when magnitude disconnection when imagnitude is \$255 mV, and must indicate device disconnection when imagnit	High-speed K State	High-speed Differential *0*	High-speed Differential "0"				
Chirp K State (differential voltage: applies only during reset when both hub and device are high-speed capable)         DC Levels: Voring reset (min) ≤ (D+ - D-) ≤ Voring reset (max)         AC Differential Levels The differential signal at the targe connector must be ≤ -300 mV           High-speed Squelch State         NA         Viesso - Receiver must indicate squelch when magnitude of differential voltage is ≤ 150 mV. See Note 3.           High-speed Idle State         NA         DC Levels: Viesso - Receiver must indicate squelch if magnitude of differential voltage is ≥150 mV. See Note 3.           High-speed Idle State         NA         DC Levels: Vieso min ≤ (D+, D-) ≤ Vieso max See Note 1. AC Differential Levels: Magnitude of differential voltage is ≤ 100 mV See Note 3.           Start of High-speed Packet (HSSOP)         Data lines switch from high-speed Idle to high-speed J or high-speed K state.           High-speed Disconnect State (at downstream facing port)         NA           NA         Viesos - Downstream facing port must not indicate device disconnection idle state.	(differential voltage; applies only during reset when both hub and	VcHiRPJ (min) ≤ (D+ - D-) ≤	The differential signal at the target				
(differential voltage: applies only during reset when both hub and device are high-speed capable)       VCHIRPK (min) ≤ (D+ - D-) ≤ The differential signal at the targe connector must be ≤ -300 mV         High-speed Squeich State       NA       VHISDE - Receiver must indicate squeich when magnitude of differential voltage is ≤150 mV.         High-speed Idle State       NA       VHISDE - Receiver must indicate squeich if magnitude of differential voltage is ≤150 mV.         Bigh-speed Idle State       NA       DC Levels:         VHISDE - Speed Packet       Data lines switch from high-speed Idle to high-speed J or high-speed K state.         End of High-speed Packet       Data lines switch from high-speed Idle to high-speed Idle state.         High-speed Disconnect State (at downstream facing port)       NA       VHISDE - Downstream facing port must indicate device disconnection when magnitude of differential voltage is ≤ 525 mV, and must indicate device disconnection when magnitude of differential voltage is ≥ 625 mV, and must indicate device disconnection when magnitude of differential voltage is ≥ 625 mV, and must indicate device disconnection when magnitude of differential voltage is ≥ 625 mV, and must indicate device							
squelch when magnitude of differential voltage is s100 mV; receiver must not indicate squelch if magnitude of differential voltage is ≥150 mV.         High-speed Idle State       NA       DC Levels: VHormania (D+, D-) ≤ VHormania See Note 1.         AC Differential Levels:       Magnitude of differential voltage is ≤100 mV         Start of High-speed Packet (HSSOP)       Data lines switch from high-speed Idle to high-speed J or high-speed K state.         End of High-speed Packet (HSSOP)       Data lines switch from high-speed J or K to high-speed Idle state.         High-speed Disconnect State (at downstream facing port)       NA         Vesors - Downstream facing port must not indicate device disconnection if differential voltage is ≤252 mV, and must indicate device disconnection when magnitude of differential voltage is ≥262 mV, and must indicate device disconnection when	(differential voltage; applies only during reset when both hub and	Vсніяек (min) ≤ (D+ - D-) ≤	The differential signal at the target				
High-speed Idle State     NA     DC Levels:       High-speed Idle State     NA     DC Levels:       VHsor min ≤ (D+, D-) ≤ VHsor max     See Note 1.       AC Differential Levels:     Magnitude of differential voltage is ≤ 100 mV       Start of High-speed Packet (HSSOP)     Data lines switch from high-speed Idle to high-speed J or high-speed (HSSOP)       End of High-speed Packet (HSEOP)     Data lines switch from high-speed J or K to high-speed Idle state.       High-speed Disconnect State (at downstream facing port)     NA       VHsobs - Downstream facing port)     NA	High-speed Squeich State	NA	squelch when magnitude of differential voltage is ≤100 mV; receiver must not indicate squelch if magnitude of differential voltage				
VHSOI min ≤ (D+, D-) ≤ VHSOI max         See Note 1.         AC Differential Levels:         Magnitude of differential voltage is ≤ 100 mV         Start of High-speed Packet (HSSOP)         End of High-speed Packet (HSEOP)         Data lines switch from high-speed Idle to high-speed J or high-speed Idle state.         End of High-speed Packet (HSEOP)         High-speed Disconnect State (at downstream facing port)         NA       VHSDS - Downstream facing port must not indicate device disconnection if differential voltage is ≤ 525 mV, and must indicate device disconnection when magnitude of differential voltage is ≥ 625 mV, and must indicate is ≥							
See Note 1.     AC Differential Levels:       Magnitude of differential voltage is \$100 mV     See Note 3.       Start of High-speed Packet (HSSOP)     Data lines switch from high-speed Idle to high-speed J or high-speed K state.       End of High-speed Packet (HSEOP)     Data lines switch from high-speed J or K to high-speed Idle state.       High-speed Disconnect State (at downstream facing port)     NA     Vecose - Downstream facing port must not indicate device disconnection if differential voltage is \$25 mV, and must indicate device disconnection if differential voltage is \$25 mV, and must indicate device disconnection when magnitude of differential voltage is \$26 mV, and must indicate	High-speed Idle State	NA					
AC Differential Levels: Magnitude of differential voltage is 5 100 mV         Start of High-speed Packet (HSSOP)       Data lines switch from high-speed ldle to high-speed J or high-speed K state.         End of High-speed Packet (HSEOP)       Data lines switch from high-speed J or K to high-speed ldle state.         High-speed Disconnect State (at downstream facing port)       NA         VHSDSC - Downstream facing port must not indicate device disconnection if differential voltage is < 525 mV, and must indicate device disconnection if differential voltage is < 625 mV, and must indicate device disconnection when magnitude of differential voltage is > 625 mV, and must indicate			VHSOIMIN ≤ (D+, D-) ≤ VHSOIMAX				
Magnitude of differential voltage is ≤ 100 mV       Start of High-speed Packet (HSSOP)     Data lines switch from high-speed Idle to high-speed J or high-speed K state.       End of High-speed Packet (HSEOP)     Data lines switch from high-speed J or K to high-speed Idle state.       High-speed Disconnect State (at downstream facing port)     NA     V+spsc - Downstream facing port must not indicate device disconnection if differential voltage is ≤ 525 mV, and must indicate device disconnection when magnitude of differential voltage is ≥ 625 mV, and must indicate							
≤ 100 mV       Start of High-speed Packet (HSSOP)     Data lines switch from high-speed Idle to high-speed J or high-speed K state.       End of High-speed Packet (HSEOP)     Data lines switch from high-speed J or K to high-speed Idle state.       High-speed Disconnect State (at downstream facing port)     NA     V+sosc - Downstream facing port must not indicate device disconnection if differential voltage is ≤ 525 mV, and must indicate device disconnection when magnitude of differential voltage is ≥ 2625 mV, at the sample time			AC Differential Levels: Magnitude of differential voltage is				
Start of High-speed Packet (HSSOP)         Data lines switch from high-speed Idle to high-speed J or high-speed K state.           End of High-speed Packet (HSEOP)         Data lines switch from high-speed J or K to high-speed Idle state.           High-speed Disconnect State (at downstream facing port)         NA         VHSDSC - Downstream facing port must not indicate device disconnection if differential voltage is < 525 mV, and must indicate device disconnection when magnitude of differential voltage is > 265 mV, at the sample time			≤ 100 mV				
(HSSOP)     K state.       End of High-speed Packet (HSEOP)     Data lines switch from high-speed J or K to high-speed Idle state.       High-speed Disconnect State (at downstream facing port)     NA     VHsosc - Downstream facing port must not indicate device disconnection if differential voltage is < 525 mV, and must indicate device disconnection when magnitude of differential voltage is > 2625 mV, at the sample time	Start of High-speed Packet	Data lines switch from biob-speed					
(HSEOP)       High-speed Disconnect State (at downstream facing port)       NA       VHspsc - Downstream facing port must not indicate device disconnection if differential voltage is < 525 mV, and must indicate device disconnection when magnitude of differential voltage is > 252 mV, and the sample time	(HSSOP)		the regularized of or high speed				
(at downstream facing port)     must not indicate device       disconnection if differential voltage       is < 525 mV, and must indicate		Data lines switch from high-speed	J or K to high-speed Idle state.				
discussed in Section 7.1.7.3.		NA	must not indicate device disconnection if differential voltage is ≤ 525 mV, and must indicate device disconnection when magnitude of differential voltage is				

## Table 6-2: High-speed Signaling Levels

Note 1: Measured with a 45 $\Omega$  resistor to ground at each data line, using test modes Test\_J and Test\_K Note 2: A high-speed driver must never "intentionally" generate a signal in which both D+ and D- are driven to a level above 200 mV. The current-steering design of a high-speed driver should naturally preclude this possibility.

### 6.2.3 Power Distribution

This section describes the USB power distribution. Our Storage Device is Bus-powered hubs.

## 6.2.3.1 Overview

The power source and sink requirements of different device classes can be simplified with the introduction of the concept of a unit load. A unit load is defined to be 100 mA. The number of unit loads a device can draw is an absolute maximum, not an average over time. A device may be either low-power at one unit load or high power, consuming up to five unit loads. All devices default to low-power. The transition to high-power is under software control. It is the responsibility of software to ensure adequate power is available before allowing devices to consume high-power.

#### **Classes of Devices**

The USB supports a range of power sourcing and power consuming agents; these include the following:

**Root port hubs**: Are directly attached to the USB Host Controller. Hub power is derived from the same source as the Host Controller. Systems that obtain operating power externally, either AC or DC, must supply at least five unit loads to each port. Such ports are called high-power ports. Battery-powered systems may supply either one or five unit loads. Ports that can supply only one unit load are termed lowpower ports.

**Bus-powered hubs**: Draw all of their power for any internal functions and downstream facing ports from VBUS on the hub's upstream facing port. Bus-powered hubs may only draw up to one unit load upon

power-up and five unit loads after configuration. The configuration power is split between allocations to the hub, any non-removable functions and the external ports. External ports in a bus-powered hub can supply only one unit load per port regardless of the current draw on the other ports of that hub. The hub must be able to supply this port current when the hub is in the Active or Suspend state.

**Self-powered hubs**: Power for the internal functions and downstream facing ports does not come from VBUS. However, the USB interface of the hub may draw up to one unit load from VBUS on its upstream facing port to allow the interface to function when the remainder of the hub is powered down. Hubs that obtain operating power externally (from the USB) must supply five unit loads to each port. Battery powered hubs may supply either one or five unit loads per port.

**Low-power bus-powered functions**: All power to these devices comes from VBUS. They may draw no more than one unit load at any time.

**High-power bus-powered functions**: All power to these devices comes from VBUS. They must draw no more than one unit load upon power-up and may draw up to five unit loads after being configured.

**Self-powered functions**: May draw up to one unit load from VBUS to allow the USB interface to function when the remainder of the function is powered down. All other power comes from an external (to the USB) source.

No device shall supply (source) current on VBUS at its upstream facing port at any time. From VBUS on its upstream facing port, a device may only draw (sink) current. They may not provide power to the pull-up resistor on D+/D- unless VBUS is present. When VBUS is removed, the device must remove power from the D+/D- pull-up resistor within 10 seconds. On power-up, a device needs to ensure that its upstream facing port is not driving the bus, so that the device is able to receive the reset signaling. Devices must also ensure that the maximum operating current drawn by a device is one unit load, until configured. Any device that draws power from the bus must be able to detect lack of activity on the bus, enter the Suspend state, and reduce its current consumption from VBUS.

### 6.2.3.2 Bus-powered Hubs

Bus-powered hub power requirements can be met with a power control circuit such as the one shown in Figure 6-12. Bus-powered hubs often contain at least one non-removable function. Power is always available to the hub's controller, which permits host access to power management and other configuration registers during the enumeration process. A non-removable function(s) may require that its power be switched, so that upon power-up, the entire device (hub and non-removable functions) draws no more than one unit load.

Power switching on any non-removable function may be implemented either by removing its power or by shutting off the clock. Switching on the non-removable function is not required if the aggregate power drawn by it and the Hub Controller is less than one unit load. However, as long as the hub port associated with the function is in the Power-off state, the function must be logically reset and the device must appear to be not connected. The total current drawn by a bus-powered device is the sum of the current to the Hub Controller, any non-removable function(s), and the downstream facing ports.

Figure 6-12 shows the partitioning of power based upon the maximum current draw (from upstream) of five unit loads: one unit load for the Hub Controller and the non-removable function and one unit load for each of the external downstream facing ports. If more than four external ports are required, then the hub will need to be self-powered. If the non-removable function(s) and Hub Controller draw more than one unit load, then the number of external ports must be appropriately reduced. Power control to a bus-powered hub may require a regulator. If present, the regulator is always enabled to supply the Hub Controller. The regulator can also power the non-removable functions(s). Inrush current limiting must also be incorporated into the regulator subsystem.




Figure 6-12: Compound Bus-powered Hub

Power to external downstream facing ports of a bus-powered hub must be switched. The Hub Controller supplies a software controlled on/off signal from the host, which is in the "off" state when the device is powered up or after reset signaling. When switched to the "on" state, the switch implements a soft turn-on function that prevents excessive transient current from being drawn from upstream. The voltage drop across the upstream cable, connectors, and switch in a bus-powered hub must not exceed 350 mV at maximum rated current.

### 6.2.3.3 Self-powered Hubs

Self-powered hubs have a local power supply that furnishes power to any non-removable functions and to all downstream facing ports, as shown in Figure 6-13. Power for the Hub Controller, however, may be supplied from the upstream VBUS (a "hybrid" powered hub) or the local power supply. The advantage of supplying the Hub Controller from the upstream supply is that communication from the host is possible even if the device's power supply remains off. This makes it possible to differentiate between a disconnected and an unpowered device. If the hub draws power for its upstream facing port from VBUS, it may not draw more than one unit load.

The number of ports that can be supported is limited only by the address capability of the hub and the local supply. Self-powered hubs may experience loss of power. This may be the result of disconnecting the power cord or exhausting the battery. Under these conditions, the hub may force a re-enumeration of itself as a buspowered hub. This requires the hub to implement port power switching on all external ports. When power is lost, the hub must ensure that upstream current does not exceed low-power. All the rules of a bus-powered hub then apply.




Figure 6-13: Compound Self-powered Hub

## 6.3 Protocol Layer

This chapter presents a bottom-up view of the USB protocol, starting with field and packet definitions. This is followed by a description of packet transaction formats for different transaction types. Link layer flow control and transaction level fault recovery are then covered. The chapter finishes with a discussion of retry synchronization, babble, loss of bus activity recovery, and high-speed PING protocol.

### 6.3.1 Protocol Layer Overview

This chapter describes the USB packets at a byte level including the sync, pid, address, endpoint, CRC fields. Once this has been grasped it moves on to the next protocol layer, USB packets.

Unlike RS-232 or similar serial interfaces where the format of data being sent is not defined, USB is made up of several layers of protocols. While this sounds complicated, don't give up now. Once you understand what is going on, you really only have to worry about the higher level layers. In fact most USB controller I.C.s will take care of the lower layer, thus making it almost invisible to the end designer.

Each USB transaction consists of a

- Token Packet (Header defining what it expects to follow), an
- Optional Data Packet, (Containing the payload) and a
- Status Packet (Used to acknowledge transactions and to provide a means of error correction)

As we have already discussed, USB is a host centric bus. The host initiates all transactions. The first packet, also called a token is generated by the host to describe what is to follow and whether the data transaction will be a read or write and what the device's address and designated endpoint is. The next packet is generally a data packet carrying the payload and is followed by a handshaking packet, reporting if the data or token was received successfully, or if the endpoint is stalled or not available to accept data.

- Frame = SOF + Transaction + Transaction + Transaction
- Transaction = Setup Packet + Data Packet + Handshake Packet

#### **Byte/Bit Ordering**

Bits are sent out onto the bus least-significant bit (LSb) first, followed by the next LSb, through to the mostsignificant bit (MSb) last. In the following diagrams, packets are displayed such that both individual bits and fields are represented (in a left to right reading order) as they would move across the bus. Multiple byte fields in standard descriptors, requests, and responses are interpreted as and moved over the bus in little-endian order, i.e., LSB to MSB.

## 6.3.2 Common USB Packet Fields

Field formats for the token, data, and handshake packets are described in the following section. Packet bit definitions are displayed in unencoded data format. The effects of NRZI coding and bit stuffing have been removed for the sake of clarity. All packets have distinct Start- and End-of-Packet delimiters.

#### Sync

All packets must start with a sync field. The sync field is 8 bits long, which is used to synchronise the clock of the receiver with the transmitter. The last two bits indicate where the PID fields starts.

#### PID

PID stands for Packet ID. This field is used to identify the type of packet that is being sent. The following table shows the possible values.

#### ADDR

The address field specifies which device the packet is designated for. Being 7 bits in length allows for 127 devices to be supported. Address 0 is not valid, as any device which is not yet assigned an address must respond to packets sent to address zero.

#### ENDP

The endpoint field is made up of 4 bits, allowing 16 possible endpoints. Low speed devices, however can only have 2 endpoint additional addresses on top of the default pipe. (4 Endpoints Max)

### CRC

Cyclic Redundancy Checks are performed on the data within the packet payload. All token packets have a 5 bit CRC while data packets have a 16 bit CRC.

#### EOP

End of packet. Signalled by a Single Ended Zero (SE0) for approximately 2 bit times followed by a J for 1 bit time.

### 6.3.2.1 SYNC Fields

All packets begin with a synchronization (SYNC) field, which is a coded sequence that generates a maximum edge transition density. It is used by the input circuitry to align incoming data with the local clock. A SYNC from an initial transmitter is defined to be eight bits in length for full/low-speed and 32 bits for high-speed. Received SYNC fields may be shorter. SYNC serves only as a synchronization mechanism and is not shown in the following packet diagrams. The last two bits in the SYNC field are a marker that is used to identify the end of the SYNC field and, by inference, the start of the PID.

### 6.3.2.2 Packet Identifier Fields

A packet identifier (PID) immediately follows the SYNC field of every USB packet. A PID consists of a four-bit packet type field followed by a four-bit check field as shown in Figure 6-14. The PID indicates the type of packet and, by inference, the format of the packet and the type of error detection applied to the packet. The four-bit check field of the PID ensures reliable decoding of the PID so that the remainder of the packet is interpreted correctly. The PID check field is generated by performing a one's complement of the packet type field. A PID error exists if the four PID check bits are not complements of their respective packet identifier bits.

(LSb)							(MSb)	
PID 0	PID 1	PID 2	PID 3	PID 0	PID 1	PID 2	PID 3	

**Figure 6-14: PID Format** 

The host and all functions must perform a complete decoding of all received PID fields. Any PID received with a failed check field or which decodes to a non-defined value is assumed to be corrupted and it, as well as the remainder of the packet, is ignored by the packet receiver. If a function receives an otherwise valid PID for a transaction type or direction that it does not support, the function must not respond. For example, an IN-only endpoint must ignore an OUT token. PID types, codings, and descriptions are listed in Table 6-3.

PID Type	PID Name	PID<3:0>*	Description	
Token	OUT	0001B	Address + endpoint number in host-to-function transaction	
	IN	1001B	Address + endpoint number in function-to-host transaction	
	SOF	0101B	Start-of-Frame marker and frame number	
	SETUP	1101B	Address + endpoint number in host-to-function transaction for SETUP to a control pipe	
Data	DATA0	0011B	Data packet PID even	
	DATA1	1011B	Data packet PID odd	
	DATA2	0111B	Data packet PID high-speed, high bandwidth isochronous transaction in a microframe (see Section 5.9.2 for more information)	
	MDATA	1111B	Data packet PID high-speed for split and high bandwidth isochronous transactions (see Sections 5.0.2, 11.20, and 11.21 for more information)	
Handshake	ACK	0010B	Receiver accepts error-free data packet	
	NAK	1010B	Receiving device cannot accept data or transmitting device cannot send data	
	STALL	1110B	Endpoint is halted or a control pipe request is not supported	
	NYET	0110B	No response yet from receiver (see Sections 8.5.1 and 11.17-11.21)	
Special	PRE	1100B	(Token) Host-issued preamble. Enables downstream bus traffic to low-speed devices.	
	ERR	1100B	(Handshake) Split Transaction Error Handshake (reuses PRE value)	
	SPLIT	1000B	(Token) High-speed Split Transaction Token (see Section 8.4.2)	
	PING Reserved	0100B	(Token) High-speed flow control probe for a bulk/control endpoint (see Section 8.5.1)	
			Reserved PID	

#### Table 6-3: PID Types

"Note: PID bits are shown in MSb order. When sent on the USB, the rightmost bit (bit 0) will be sent first.

PIDs are divided into four coding groups: token, data, handshake, and special, with the first two transmitted PID bits (PID<0:1>) indicating which group. This accounts for the distribution of PID codes.

### 6.3.2.3 Address Fields

Function endpoints are addressed using two fields: the function address field and the endpoint field. A function needs to fully decode both address and endpoint fields. Address or endpoint aliasing is not permitted, and a mismatch on either field must cause the token to be ignored. Accesses to non-initialized

The function address (ADDR) field specifies the function, via its address, that is either the source or destination of a data packet, depending on the value of the token PID. As shown in Figure 6-15, a total of 128 addresses are specified as ADDR<6:0>. The ADDR field is specified for IN, SETUP, and OUT tokens and the PING and SPLIT special token. By definition, each ADDR value defines a single function. Upon reset and power-up, a function's address defaults to a value of zero and must be programmed by the host during the enumeration process. Function address zero is reserved as the default address and may not be assigned to any other use.

(LSb)						(MSb	)
Addr <sub>o</sub>	Addr <sub>1</sub>	Addr <sub>2</sub>	Addr <sub>3</sub>	Addr <sub>4</sub>	Addr <sub>6</sub>	Addr <sub>e</sub>	

Figure 6-15: ADDR Field

### 6.3.2.4 Endpoint Fields

An additional four-bit endpoint (ENDP) field, shown in Figure 6-16, permits more flexible addressing of functions in which more than one endpoint is required. Except for endpoint address zero, endpoint numbers are function-specific. The endpoint field is defined for IN, SETUP, and OUT tokens and the PING special token. All functions must support a control pipe at endpoint number zero (the Default Control Pipe). Low speed devices support a maximum of three pipes per function: a control pipe at endpoint number zero plus two additional pipes (either two control pipes, a control pipe and an interrupt endpoint, or two interrupt endpoints). Full-speed and high-speed functions may support up to a maximum of 16 IN and OUT endpoints.



Figure 6-16: Endpoint Field


### 6.3.2.5 Frame Number Fields

The frame number field is an 11-bit field that is incremented by the host on a per-frame basis. The frame number field rolls over upon reaching its maximum value of 7FFH and is sent only in SOF tokens at the start of each (micro) frame.

## 6.3.2.6 Data Fields

The data field may range from zero to 1,024 bytes and must be an integral number of bytes. Figure 6-17 shows the format for multiple bytes. Data bits within each byte are shifted out LSb first.

(MSb)	(LSb)							(MSb)	(LSb)	
D,	D,	D1	D₂	$D_3$	D₄	De	De	D,	D <sub>0</sub>	
Byte N-1				Byte	N				Byte N+1	



#### 6.3.2.7 Cyclic Redundancy Checks

Cyclic redundancy checks (CRCs) are used to protect all non-PID fields in token and data packets. In this context, these fields are considered to be protected fields. The PID is not included in the CRC check of a packet containing a CRC. All CRCs are generated over their respective fields in the transmitter before bit stuffing is performed. Similarly, CRCs are decoded in the receiver after stuffed bits have been removed. Token and data packet CRCs provide 100% coverage for all single- and double-bit errors. A failed CRC is considered to indicate that one or more of the protected fields is corrupted and causes the receiver to ignore those fields and, in most cases, the entire packet.

For CRC generation and checking, the shift registers in the generator and checker are seeded with an allones pattern. For each data bit sent or received, the high order bit of the current remainder is XORed with

the data bit and then the remainder is shifted left one bit and the low-order bit set to zero. If the result of that XOR is one, then the remainder is XORed with the generator polynomial.

When the last bit of the checked field is sent, the CRC in the generator is inverted and sent to the checker MSb first. When the last bit of the CRC is received by the checker and no errors have occurred, the remainder will be equal to the polynomial residual.

A CRC error exists if the computed checksum remainder at the end of a packet reception does not match the residual.

Bit stuffing requirements must be met for the CRC, and this includes the need to insert a zero at the end of a CRC if the preceding six bits were all ones.

#### **Token CRCs**

A five-bit CRC field is provided for tokens and covers the ADDR and ENDP fields of IN, SETUP, and OUT tokens or the time stamp field of an SOF token. The PING and SPLIT special tokens also include a five-bit CRC field. The generator polynomial is:

#### $G(X) = X_5 + X_2 + 1$

The binary bit pattern that represents this polynomial is 00101B. If all token bits are received without error, the five-bit residual at the receiver will be 01100B.

#### **Data CRCs**

The data CRC is a 16-bit polynomial applied over the data field of a data packet. The generating polynomial is:

$$G(X) = X_{16} + X_{15} + X_2 + 1$$


The binary bit pattern that represents this polynomial is 10000000000101B. If all data and CRC bits are received without error, the 16-bit residual will be 100000000001101B.

#### 6.3.3 Packet Format

This section shows packet formats for token, data, and handshake packets. Fields within a packet are displayed in these figures in the order in which bits are shifted out onto the bus.

### 6.3.3.1 Token Packet

Figure 6-18 shows the field formats for a token packet. A token consists of a PID, specifying either IN, OUT, or SETUP packet type and ADDR and ENDP fields. The PING special token packet also has the same fields as a token packet. For OUT and SETUP transactions, the address and endpoint fields uniquely identify the endpoint that will receive the subsequent Data packet. For IN transactions, these fields uniquely identify which endpoint should transmit a Data packet. For PING transactions, these fields uniquely identify which endpoint will respond with a handshake packet. Only the host can issue token packets. An IN PID defines a Data transaction from a function to the host. OUT and SETUP PIDs define Data transactions from the host to a function. A PING PID defines a handshake transaction from the function to the host.






Token packets have a five-bit CRC that covers the address and endpoint fields as shown above. The CRC does not cover the PID, which has its own check field. Token and SOF packets are delimited by an EOP after three bytes of packet field data. If a packet decodes as an otherwise valid token or SOF but does not terminate with an EOP after three bytes, it must be considered invalid and ignored by the receiver.

### 6.3.3.2 Data Packet

A data packet consists of a PID, a data field containing zero or more bytes of data, and a CRC as shown in Figure 6-19. There are four types of data packets, identified by differing PIDs: DATA0, DATA1, DATA2 and MDATA. Two data packet PIDs (DATA0 and DATA1) are defined to support data toggle synchronization. All four data PIDs are used in data PID sequencing for high bandwidth high-speed isochronous endpoints. Three data PIDs (MDATA, DATA0, DATA1) are used in split transactions.



**Figure 6-19: Data Packet Format** 

Data must always be sent in integral numbers of bytes. The data CRC is computed over only the data field in the packet and does not include the PID, which has its own check field.

The maximum data payload size allowed for low-speed devices is 8 bytes. The maximum data payload size for full-speed devices is 1023. The maximum data payload size for high-speed devices is 1024 bytes.

## 6.3.3.3 Handshake Packet

Handshake packets, as shown in Figure 6-20, consist of only a PID. Handshake packets are used to report the status of a data transaction and can return values indicating successful reception of data, command acceptance or rejection, flow control, and halt conditions. Only transaction types that support flow control can return handshakes. Handshakes are always returned in the handshake phase of a transaction and may be returned, instead of data, in the data phase. Handshake packets are delimited by an EOP after one byte of packet field. If a packet decodes as an otherwise valid handshake but does not terminate with an EOP after one byte, it must be considered invalid and ignored by the receiver.

	(lsb)	(msb)
Field	PID	
Bits	8	

Figure 6-20: Handshake Format

There are four types of handshake packets and one special handshake packet:

**ACK** indicates that the data packet was received without bit stuff or CRC errors over the data field and that the data PID was received correctly. ACK may be issued either when sequence bits match and the receiver can accept data or when sequence bits mismatch and the sender and receiver must resynchronize to each other. An ACK handshake is applicable only in transactions in which data has been transmitted and where a handshake is expected. ACK can be returned by the host for IN transactions and by a function for OUT, SETUP, or PING transactions.

**NAK** indicates that a function was unable to accept data from the host (OUT) or that a function has no data to transmit to the host (IN). NAK can only be returned by functions in the data phase of IN transactions or the handshake phase of OUT or PING transactions. The host can never issue NAK.

NAK is used for flow control purposes to indicate that a function is temporarily unable to transmit or receive data, but will eventually be able to do so without need of host intervention.

**STALL** is returned by a function in response to an IN token or after the data phase of an OUT or in response to a PING transaction. STALL indicates that a function is

unable to transmit or receive data, or that a control pipe request is not supported. The state of a function after returning a STALL (for any endpoint except the default endpoint) is undefined. The host is not permitted to return a STALL under any condition.

The STALL handshake is used by a device in one of two distinct occasions. The first case, known as "functional stall," is when the *Halt* feature associated with the endpoint is set. A special case of the functional stall is the "commanded stall." Commanded stall occurs when the host explicitly sets the endpoint's *Halt* feature. Once a function's endpoint is halted, the function must continue returning STALL until the condition causing the halt has been cleared through host intervention.

The second case, known as "protocol stall," Protocol stall is unique to control pipes. Protocol stall differs from functional stall in meaning and duration. A protocol STALL is returned during the Data or Status stage of a control transfer, and the STALL condition terminates at the beginning of the next control transfer (Setup). The remainder of this section refers to the general case of a functional stall.

**NYET** is a high-speed only handshake that is returned in two circumstances. It is returned by a high speed endpoint as part of the PING protocol described later in this chapter. NYET may also be returned by a hub in response to a split-transaction when the full-/low-speed transaction has not yet been completed or the hub is otherwise not able to handle the split-transaction.

**ERR** is a high-speed only handshake that is returned to allow a high-speed hub to report an error on a full-/low-speed bus. It is only returned by a high-speed hub as part of the split transaction protocol.

### 6.3.3.4 Start-of-Frame Packets

Start-of-Frame (SOF) packets are issued by the host at a nominal rate of once every 1.00 ms  $\pm 0.0005$  ms for a full-speed bus and 125  $\mu$ s  $\pm 0.0625$   $\mu$ s for a high-speed bus. SOF packets consist of a PID indicating packet type followed by an 11-bit frame number field as illustrated in Figure 6-21.




Figure 6-21: SOF Packet

The SOF token comprises the token-only transaction that distributes an SOF marker and accompanying frame number at precisely timed intervals corresponding to the start of each frame. All high-speed and full speed functions, including hubs, receive the SOF packet. The SOF token does not cause any receiving function to generate a return packet; therefore, SOF delivery to any given function cannot be guaranteed. The SOF packet delivers two pieces of timing information. A function is informed that an SOF has occurred when it detects the SOF PID. Frame timing sensitive functions, that do not need to keep track of frame number (e.g., a full-speed operating hub), need only decode the SOF PID; they can ignore the frame number and its CRC. If a function needs to track frame number, it must comprehend both the PID and the time stamp. Full-speed devices that have no particular need for bus timing information may ignore the SOF packet.

### 6.3.4 Pipes

While the device sends and receives data on a series of endpoints, the client software transfers data through pipes. A pipe is a logical connection between the host and endpoint(s). Pipes will also have a set of parameters associated with them such as how much bandwidth is allocated to it, what transfer type (Control, Bulk, Iso or Interrupt) it uses, a direction of data flow and maximum packet/buffer sizes. For example the default pipe is a bi-directional pipe made up of endpoint zero in and endpoint zero out with a control transfer type.

USB defines two types of pipes

• Stream Pipes have no defined USB format, that is you can send any type of data down a stream pipe and can retrieve the data out the other end. Data flows sequentially and has a pre-defined direction, either in or out. Stream pipes will support bulk, isochronous and interrupt transfer types. Stream pipes can either be controlled by the host or device.

• **Message Pipes** have a defined USB format. They are host controlled, which are initiated by a request sent from the host. Data is then transferred in the desired direction, dictated by the request. Therefore message pipes allow data to flow in both directions but will only support control transfers.

#### 6.3.5 Transfer/Endpoint Types

The Universal Serial Bus specification defines four transfer/endpoint types,

- Control Transfers
- Interrupt Transfers
- Isochronous Transfers
- Bulk Transfers

#### Control Transfer

- Packet Length: 8bytes (Low), 8, 16, 32 or 64bytes (High), 64bytes (Full) - Stage

- SetUp Stage: SETUP->DATA 0->ACK Packet
- Optional Data Stage: IN (Data transmit), OUT (Control need) Packet
- Status Stage: IN/OUT packet for reports the status of the overall
- Command/Status Operation.

ex) Device Setup data transfer

#### ■ Interrupt Transfer

- Guaranteed Latency
- Stream Pipe Unidirectional
- Error detection and next period retry
- Maximum data payload size: 8bytes (Low), 64bytes (Full), 1024bytes (High)
- ex) Mouse, JoyStick, Keyboard

#### Isochronous Transfer

- Guaranteed access to USB bandwidth
- Bounded latency
- Stream Pipe Unidirectional
- Error detection via CRC, but no retry or guarantee of delivery
- Full & high speed modes only
- No data toggling
- Maximum data payload size: 1023bytes (Full), 1024bytes (High)
- ex) Audio, Telephone

### Bulk Transfer

- Used to transfer large bursty data
- Error detection via CRC, with guarantee of delivery
- No guarantee of bandwidth or minimum latency
- Stream Pipe Unidirectional
- Full & high speed modes only
- Maximum bulk packet size 8, 16, 32 or 64bytes (Full), up to 512bytes (High)
- Large Data Operation ex)
- Print, Scanner, Still Camera

Spinpoint M8U USB Storage Device use Control Transfer to do command and status operation, and Bulk Transfer to read or write operation.

### 6.3.5.1 Control Transaction

Control transfers are typically used for command and status operations. They are essential to set up a USB device with all enumeration functions being performed using control transfers. They are typically bursty, random packets which are initiated by the host and use best effort delivery. The packet length of control transfers in low speed devices must be 8 bytes, high speed devices allow a packet size of 8, 16, 32 or 64 bytes and full speed devices must have a packet size of 64 bytes.

A control transfer can have up to three stages, and each stage made up of three phases.

Figure 6-22 shows control transaction concept.




Figure 6-22: Control Transaction Model

The **Setup Stage** (Fiqure 6-23) is where the request is sent. This consists of three packets. The setup token is sent first which contains the address and endpoint number. The data packet is sent next and always has a PID type of data0 and includes a setup packet which details the type of request. We detail the setup packet later. The last packet is a handshake used for acknowledging successful receipt or to indicate an error. If the function successfully receives the setup data (CRC and PID etc OK) it responds with ACK, otherwise it ignores the data and doesn't send a handshake packet. Functions cannot issue a STALL or NAK packet in response to a setup packet.




Figure 6-23: Setup Stage

The optional **Data Stage (Figure 6-24)** consists of one or multiple IN or OUT transfers. The setup request indicates the amount of data to be transmitted in this stage. If it exceeds the maximum packet size, data will be sent in multiple transfers each being the maximum packet length except for the last packet. The data stage has two different scenarios depending upon the direction of data transfer.

• IN: When the host is ready to receive control data it issues an IN Token. If the function receives the IN token with an error e.g. the PID doesn't match the inverted PID bits, then it ignores the packet. If the token was received correctly, the device can either reply with a DATA packet containing the control data to be sent, a stall packet indicating the endpoint has had a error or a NAK packet indicating to the host that the endpoint

is working, but temporary has no data to send.

**OUT:** When the host needs to send the device a control data packet, it issues an OUT token followed by a data packet containing the control data as the payload. If any part of the OUT token or data packet is corrupt then the function ignores the packet. If the function's endpoint buffer was empty and it has clocked the data into the endpoint buffer it issues an ACK informing the host it has successfully received the data. If the endpoint buffer is not empty due to processing of the previous packet, then the function returns a NAK. However if the endpoint has had an error and its halt bit has been set, it returns a STALL.




Figure 6-24: Data Stage

**Status Stage** reports the status of the overall request and this once again varies due to direction of transfer. Status reporting is always performed by the function.

• **IN** (**Figure 6-24**): If the host sent IN token(s) during the data stage to receive data, then the host must acknowledge the successful recept of this data. This is done by the host sending an OUT token followed by a zero length data packet. The function can now report its status in the handshaking stage. An ACK indicates the function has completed the command is now ready to accept another command. If an error occurred during the processing of this command, then the function will issue a STALL. However if the function is still processing, it returns a NAK indicating to the host to repeat the status stage later.




Figure 6-25: Status In Stage

**OUT** (Figure 6-25): If the host sent OUT token(s) during the data stage to transmit data, the function will acknowledge the successful recept of data by sending a zero length packet in response to an IN token. However if an error occurred, it should issue a STALL or if it is still busy processing data, it should issue a NAK asking the host to retry the status phase later.




Figure 6-26: Status Out Stage


### 6.3.5.2 Bulk Transaction

Bulk transfers can be used for large bursty data. Such examples could include a print-job sent to a printer or an image generated from a scanner. Bulk transfers provide error correction in the form of a CRC16 field on the data payload and error detection/re-transmission mechanisms ensuring data is transmitted and received without error. Bulk transfers will use spare un-allocated bandwidth on the bus after all other transactions have been allocated. If the bus is busy with isochronous and/or interrupt then bulk data may slowly trickle over the bus. As a result Bulk transfers should only be used for time insensitive communication as there is no guarantee of latency.

#### **Bulk Transfers**

- Used to transfer large bursty data.
- Error detection via CRC, with guarantee of delivery.
- Stream Pipe Unidirectional
- Full & high speed modes only.

Bulk transfers are only supported by full and high speed devices. For full speed endpoints, the maximum bulk packet size is either 8, 16, 32 or 64 bytes long. For high speed endpoints, the maximum packet size can be up to 512 bytes long. If the data payload falls short of the maximum packet size, it doesn't need to be padded with zeros. A bulk transfer is considered complete when it has transferred the exact amount of data requested, transferred a packet less than the maximum endpoint size of transferred a zero-length packet. Figure 6-26 shows Bulk Transaction concept.








Figure 6-28: Bulk Transaction Diagram

The Figure 6-27 above diagram shows the format of a bulk IN and OUT transaction.

• **IN:** When the host is ready to receive bulk data it issues an IN Token. If the function receives the IN token with an error, it ignores the packet. If the token was received correctly, the function can either reply with a DATA packet containing the bulk data to be sent, or a stall packet indicating the endpoint has had a error or a NAK packet indicating to the host that the endpoint is working, but temporary has no data to send.

• **OUT:** When the host wants to send the function a bulk data packet, it issues an OUT token followed by a data packet containing the bulk data. If any part of the OUT token or data packet is corrupt then the function ignores the packet. If the function's endpoint buffer was empty and it has clocked the data into the endpoint buffer it issues an ACK informing the host it has successfully received the data. If the endpoint buffer is not empty due to processing a previous packet, then the function returns an NAK. However if the endpoint has had an error and it's halt bit has been set, it returns a STALL.

## 6.3.6 USB Device Generic Framework

This chapter describes the common attributes and operations of the protocol layer of a USB device.

## 6.3.6.1 USB Device State

A USB device has several possible states. Some of these states are visible to the USB and the host, while others are internal to the USB device. This section describes those states.

This section describes USB device states that are externally visible (see Figure 6-28). Table 6-4 summarizes the visible device states.

Note: USB devices perform a reset operation in response to reset signaling on the upstream facing port. When reset signaling has completed, the USB device is reset.




Figure 6-29: Enumeration

	Table 0-4: Visible Device States							
Attached	Powered	Default	Address	Configured	Suspended	State		
No	-	-				Device is not attached to the USB. Other attributes are not significant.		
Yes	No	-	-	-	-	Device is attached to the USB, but is not powered. Other attributes are not significant.		
Yes	Yes	No		-		Device is attached to the USB and powered, but has not been reset.		
Yes	Yes	Yes	No	-		Device is attached to the USB and powered and has been reset, but has not been assigned a unique address. Device responds at the default address.		
Yes	Yes	Yes	Yes	No	-	Device is attached to the USB, powered, has been reset, and a unique device address has been assigned. Device is not configured.		
Yes	Yes	Yes	Yes	Yes	No	Device is attached to the USB, powered, has been reset, has a unique address, is configured, and is not suspended. The host may now use the function provided by the device.		
Yes	Yes				Yes	Device is, at minimum, attached to the USB and is powered and has not seen bus activity for 3 mi It may also have a uniqu address and be configured for use. However, because the device is suspended, the host may not use the device's function.		

**Table 6-4: Visible Device States** 

## 6.3.6.1.1 Attatched

A USB device may be attached or detached from the USB. The state of a USB device when it is detached from the USB is not defined by this specification. This specification only addresses required operations and attributes once the device is attached.

### 6.3.6.1.2 Powered

USB devices may obtain power from an external source and/or from the USB through the hub to which they are attached. Externally powered USB devices are termed self-powered. Although self-powered devices may already be powered before they are attached to the USB, they are not considered to be in the Powered state until they are attached to the USB and VBUS is applied to the device.

A device may support both self-powered and bus-powered configurations. Some device configurations support either power source. Other device configurations may be available only if the device is self powered. Devices report their power source capability through the configuration descriptor. The current power source is reported as part of a device's status. Devices may change their power source at any time, e.g., from self- to bus-powered. If a configuration is capable of supporting both power modes, the power maximum reported for

that configuration is the maximum the device will draw from VBUS in either mode.

The device must observe this maximum, regardless of its mode. If a configuration supports only one power mode and the power source of the device changes, the device will lose its current configuration and address and return to the Powered state. If a device is self-powered and its current configuration requires more than 100 mA, then if the device switches to being bus-powered, it must return to the Address state. Self-powered hubs that use VBUS to power the Hub Controller are allowed to remain in the Configured state if local power is lost.

A hub port must be powered in order to detect port status changes, including attach and detach. Bus powered hubs do not provide any downstream power until they are configured, at which point they will provide power as allowed by their configuration and power source. A USB device must be able to be addressed within a specified time period from when power is initially applied. After an attachment to a port has been detected, the host may enable the port, which will also reset the device attached to the port.

### 6.3.6.1.3 Default

After the device has been powered, it must not respond to any bus transactions until it has received a reset from the bus. After receiving a reset, the device is then addressable at the default address. When the reset process is complete, the USB device is operating at the correct speed (i.e., low-/full-/highspeed).

The speed selection for low- and full-speed is determined by the device termination resistors. A device that is capable of high-speed operation determines whether it will operate at high-speed as a part of the reset process A device capable of high-speed operation must reset successfully at full-speed when in an electrical environment that is operating at full-speed. After the device is successfully reset, the device must also respond successfully to device and configuration descriptor requests and return appropriate information. The device may or may not be able to support its intended functionality when operating at full-speed.

### 6.3.6.1.4 Address

All USB devices use the default address when initially powered or after the device has been reset. Each USB device is assigned a unique address by the host after attachment or after reset. A USB device maintains its assigned address while suspended.

A USB device responds to requests on its default pipe whether the device is currently assigned a unique address or is using the default address.

### 6.3.6.1.5 Configured

Before a USB device's function may be used, the device must be configured. From the device's perspective, configuration involves correctly processing a SetConfiguration () request with a non-zero configuration value. Configuring a device or changing an alternate setting causes all of the status and configuration values associated with endpoints in the affected interfaces to be set to their default values.

This includes setting the data toggle of any endpoint using data toggles to the value DATA0.

### 6.3.6.1.6 Suspended

In order to conserve power, USB devices automatically enter the Suspended state when the device has observed no bus traffic for a specified period. When suspended, the USB device maintains any internal status, including its address and configuration.

All devices must suspend if bus activity has not been observed for the length of time. Attached devices must be prepared to suspend at any time they are powered, whether they have been assigned a non-default address or are configured. Bus activity may cease due to the host entering a suspend mode of its own. In addition, a USB device shall also enter the Suspended state when the hub port it is attached to is disabled. This is referred to as selective suspend.

A USB device exits suspend mode when there is bus activity. A USB device may also request the host to exit suspend mode or selective suspend by using electrical signaling to indicate remote wakeup. The ability of a device to signal remote wakeup is optional. If a USB device is capable of remote wakeup signaling, the device must support the ability of the host to enable and disable this capability. When the device is reset,

remote wakeup signaling must be disabled.

## 6.3.6.1.7 Bus Enumeration

Before application can communicate with a device, the host need to learn about what transfer types and endpoint the device support. The host also must assign an address to the device (Figure 6-29)




Figure 6-30: Enumeration

When a USB device is attached to or removed from the USB, the host uses a process known as bus enumeration to identify and manage the device state changes necessary. When a USB device is attached to a powered port, the following actions are taken:

1. The hub to which the USB device is now attached informs the host of the event via a reply on its status change pipe. At this point, the USB device is in the Powered state and the port to which it is attached is disabled.

2. The host determines the exact nature of the change by querying the hub.

3. Now that the host knows the port to which the new device has been attached, the host then waits for at least 100 ms to allow completion of an insertion process and for power at the device to become stable. The host then issues a port enable and reset command to that port.

4. The hub performs the required reset processing for that port. When the reset signal is released, the port has been enabled. The USB device is now in the Default state and can draw no more than 100 mA from VBUS. All of its registers and state have been reset and it answers to the default address.

5. The host assigns a unique address to the USB device, moving the device to the Address state.

6. Before the USB device receives a unique address, its Default Control Pipe is still accessible via the default address. The host reads the device descriptor to determine what actual maximum data payload size this USB device's default pipe can use.

7. The host reads the configuration information from the device by reading each configuration zero to n-1, where n is the number of configurations. This process may take several milliseconds to complete.

8. Based on the configuration information and how the USB device will be used, the host assigns a configuration value to the device. The device is now in the Configured state and all of the endpoints in this configuration have taken on their described characteristics. The USB device may now draw the amount of VBUS power described in its descriptor for the selected configuration. From the device's point of view, it is now ready for use.

When the USB device is removed, the hub again sends a notification to the host. Detaching a device disables the port to which it had been attached. Upon receiving the detach notification, the host will update its local topological information.

## 6.3.6.2 Generic USB Device Operation

### 6.3.6.2.1 Dynamic Attachment and Removal

USB devices may be attached and removed at any time. The hub that provides the attachment point or port is responsible for reporting any change in the state of the port.

The host enables the hub port where the device is attached upon detection of an attachment, which also has

the effect of resetting the device. A reset USB device has the following characteristics:

Responds to the default USB address Is not configured Is not initially suspended

When a device is removed from a hub port, the hub disables the port where the device was attached and notifies the host of the removal.

## 6.3.6.2.2 Address Assignment

When a USB device is attached, the host is responsible for assigning a unique address to the device. This is done after the device has been reset by the host, and the hub port where the device is attached has been enabled.

### 6.3.6.2.3 Configuration

A USB device must be configured before its function(s) may be used. The host is responsible for configuring a USB device. The host typically requests configuration information from the USB device to determine the device's capabilities.

As part of the configuration process, the host sets the device configuration and, where necessary, selects the appropriate alternate settings for the interfaces. Within a single configuration, a device may support multiple interfaces. An interface is a related set of endpoints that present a single feature or function of the device to the host. The protocol used to communicate with this related set of endpoints and the purpose of each endpoint within the interface may be specified as part of a device class or vendor-specific definition.

In addition, an interface within a configuration may have alternate settings that redefine the number or characteristics of the associated endpoints. If this is the case, the device must support the GetInterface () request to report the current alternate setting for the specified interface and SetInterface () request to select the alternate setting for the specified interface.

Within each configuration, each interface descriptor contains fields that identify the interface number and the alternate setting. Interfaces are numbered from zero to one less than the number of concurrent interfaces supported by the configuration. Alternate settings range from zero to one less than the number of alternate settings for a specific interface. The default setting when a device is initially configured is alternate setting zero.

In support of adaptive device drivers that are capable of managing a related group of USB devices, the device and interface descriptors contain *Class*, *SubClass*, and *Protocol* fields. These fields are used to identify the function(s) provided by a USB device and the protocols used to communicate with the function(s) on the device. A class code is assigned to a group of related devices that has been characterized as a part of a USB Class Specification. A class of devices may be further subdivided into subclasses, and, within a class or subclass, a protocol code may define how the Host Software communicates with the device.

Note: The assignment of class, subclass, and protocol codes must be coordinated but is beyond the scope of this specification.

## 6.3.6.2.4 Data Transfer

Data may be transferred between a USB device endpoint and the host in one of four ways. An endpoint number may be used for different types of data transfers in different alternate settings. However, once an alternate setting is selected (including the default setting of an interface), a USB device endpoint uses only one data transfer method until a different alternate setting is selected.

### 6.3.6.2.5 **Power Management**

#### Power Budgeting

USB bus power is a limited resource. During device enumeration, a host evaluates a device's power requirements. If the power requirements of a particular configuration exceed the power available to the

device, Host Software shall not select that configuration.

USB devices shall limit the power they consume from VBUS to one unit load or less until configured. Suspended devices, whether configured or not, shall limit their bus power consumption. Depending on the power capabilities of the port to which the device is attached, a USB device may be able to draw up to five unit loads from VBUS after configuration.

#### Remote WakeUp

Remote wakeup allows a suspended USB device to signal a host that may also be suspended. This notifies the host that it should resume from its suspended mode, if necessary, and service the external event that triggered the suspended USB device to signal the host. A USB device reports its ability to support remote wakeup in a configuration descriptor. If a device supports remote wakeup, it must also allow the capability to be enabled and disabled using the standard USB requests.

### 6.3.6.2.6 Request Processing

With the exception of SetAddress () requests, a device may begin processing of a request as soon as the device returns the ACK following the Setup. The device is expected to "complete" processing of the request before it allows the Status stage to complete successfully. Some requests initiate operations that take many milliseconds to complete. For requests such as this, the device class is required to define a method other than Status stage completion to indicate that the operation has completed. For example, a reset on a hub port takes at least 10 ms to complete. The SetPortFeature (PORT\_RESET) request "completes" when the reset on the port is initiated. Completion of the reset operation is signaled when the port's status change is set to indicate that the port is now enabled

### 6.3.6.3 Standard USB Device Requests

All USB devices respond to requests from the host on the device's Default Control Pipe. These requests are made using control transfers. The request and the request's parameters are sent to the device in the Setup packet. The host is responsible for establishing the values passed in the fields listed in Table 6-5. Every Setup packet has eight bytes.

Offset	Field	Size	Value	Description				
0	bmRequestType	1	Bitmap	Characteristics of request:				
				D7: Data transfer direction 0 = Host-to-device 1 = Device-to-host				
				D65: Type 0 = Standard 1 = Class 2 = Vendor 3 = Reserved				
				D40: Recipient 0 = Device 1 = Interface 2 = Endpoint 3 = Other 431 = Reserved				
1	bRequest	1	Value	Specific request (refer to Table 9-3)				
2	wValue	2	Value	Word-sized field that varies according to request				
4	windex	2	Index or Offset	Word-sized field that varies according to request; typically used to pass an index or offset				
6	wLength	2	Count	Number of bytes to transfer if there is a Data stage				

Table 6-5: Format of Setup Data

## bmRequestType

This bitmapped field identifies the characteristics of the specific request. In particular, this field identifies the direction of data transfer in the second phase of the control transfer. The state of the *Direction* bit is ignored if the *wLength* field is zero, signifying there is no Data stage.

The USB Specification defines a series of standard requests that all devices must support. These are enumerated in Table 6-6. In addition, a device class may define additional requests. A device vendor may also define requests supported by the device.

Requests may be directed to the device, an interface on the device, or a specific endpoint on a device. This field also specifies the intended recipient of the request. When an interface or endpoint is specified, the *wIndex* field identifies the interface or endpoint.

#### bRequest

This field specifies the particular request. The *Type* bits in the *bmRequestType* field modify the meaning of this field. This specification defines values for the *bRequest* field only when the bits are reset to zero, indicating a standard request (refer to Table 6-6).

#### ■ wValue

The contents of this field vary according to the request. It is used to pass a parameter to the device, specific to the request.

#### wIndex

The contents of this field vary according to the request. It is used to pass a parameter to the device, specific to the request.

The *wIndex* field is often used in requests to specify an endpoint or an interface. Figure 6-30 shows the format of *wIndex* when it is used to specify an endpoint.

D7	D6	D5	D4	D3	D2	D1	D0
Direction	Rese	rved (Reset to	zero)		Endpoint	Number	
D15	D14	D13	D12	D11	D10	D9	D8
	Reserved (Reset to zero)						

Figure 6-31: wIndex Format when Specifying an Endpoint

The *Direction* bit is set to zero to indicate the OUT endpoint with the specified *Endpoint Number* and to one to indicate the IN endpoint. In the case of a control pipe, the request should have the *Direction* bit set to zero but the device may accept either value of the *Direction* bit.

Figure 6-31 shows the format of *wIndex* when it is used to specify an interface.

D7	D6	D5	D4	D3	D2	D1	D0
Interface Number							
D15	D14	D13	D12	D11	D10	D9	D8
Reserved (Reset to zero)							

Figure 6-32: wIndex Format when Specifying an Interface

#### ■ wLength

This field specifies the length of the data transferred during the second phase of the control transfer. The direction of data transfer (host-to-device or device-to-host) is indicated by the *Direction* bit of the

*bmRequestType* field. If this field is zero, there is no data transfer phase. On an input request, a device must never return more data than is indicated by the *wLength* value; it may return less. On an output request, *wLength* will always indicate the exact amount of data to be sent by the host. Device behavior is undefined if the host should send more data than is specified in *wLength*.

## 6.3.6.3.1 Standard USB Device Request Overview

This section describes the standard device requests defined for all USB devices. Table 6-6 outlines the standard device requests, while Table 6-7 and Table 6-8 give the standard request codes and descriptor types, respectively.

USB devices must respond to standard device requests, even if the device has not yet been assigned an address or has not been configured.

bmRequestType	bRequest	wValue	windex	wLength	Data
00000000B 00000001B 00000010B	CLEAR_FEATURE	Feature Selector	Zero Interface Endpoint	Zero	None
1000000B	GET_CONFIGURATION	Zero	Zero	One	Configuration Value
1000000B	GET_DESCRIPTOR	Descriptor Type and Descriptor Index	Zero or Language ID	Descriptor Length	Descriptor
1000001B	GET_INTERFACE	Zero	Interface	One	Alternate Interface
10000000B 10000001B 10000010B	GET_STATUS	Zero	Zero Interface Endpoint	Тию	Device, Interface, or Endpoint Status
0000000B	SET_ADDRESS	Device Address	Zero	Zero	None
0000000B	SET_CONFIGURATION	Configuration Value	Zero	Zero	None
0000000B	SET_DESCRIPTOR	Descriptor Type and Descriptor Index	Zero or Language ID	Descriptor Length	Descriptor
00000000B 00000001B 00000010B	SET_FEATURE	Feature Selector	Zero Interface Endpoint	Zero	None
0000001B	SET_INTERFACE	Alternate Setting	Interface	Zero	None
10000010B	SYNCH_FRAME	Zero	Endpoint	Two	Frame Number

### **Table 6-6: Standard Device Request**

 Table 6-7: Standard Request Codes

bRequest	Value
GET_STATUS	O
CLEAR_FEATURE	1
Reserved for future use	2
SET_FEATURE	3
Reserved for future use	4
SET_ADDRESS	5
GET_DESCRIPTOR	6
SET_DESCRIPTOR	7
GET_CONFIGURATION	8
SET_CONFIGURATION	9
GET_INTERFACE	10
SET_INTERFACE	11
SYNCH_FRAME	12

### Table 6-8: Descriptor Types

Descriptor Types	Value
DEVICE	1
CONFIGURATION	2
STRING	3
INTERFACE	4
ENDPOINT	5
DEVICE_QUALIFIER	6
OTHER_SPEED_CONFIGURATION	7
INTERFACE_POWER'	8

Feature selectors are used when enabling or setting features, such as remote wakeup, specific to a device, interface, or endpoint. The values for the feature selectors are given in Table 6-9.

Feature Selector	Recipient	Value
DEVICE_REMOTE_WAKEUP	Device	1
ENDPOINT_HALT	Endpoint	0
TEST_MODE	Device	2

If an unsupported or invalid request is made to a USB device, the device responds by returning STALL in the Data or Status stage of the request. If the device detects the error in the Setup stage, it is preferred that the device returns STALL at the earlier of the Data or Status stage. Receipt of an unsupported or invalid request does NOT cause the optional *Halt* feature on the control pipe to be set. If for any reason, the device becomes unable to communicate via its Default Control Pipe due to an error condition, the device must be reset to clear the condition and restart the Default Control Pipe.

### 6.3.6.3.2 Clear Feature (Request Code 1)

This request is used to clear or disable a specific feature.

bmRequestType	bRequest	wValue	windex	wLength	Data
00000000B 00000001B 00000010B	CLEAR_FEATURE	Feature Selector	Zero Interface Endpoint	Zero	None

Feature selector values in *wValue* must be appropriate to the recipient. Only device feature selector values may be used when the recipient is a device, only interface feature selector values may be used when the

recipient is an interface, and only endpoint feature selector values may be used when the recipient is an endpoint.

Refer to Table 6-9 for a definition of which feature selector values are defined for which recipients. A ClearFeature () request that references a feature that cannot be cleared, that does not exist, or that references an interface or endpoint that does not exist, will cause the device to respond with a Request Error. If *wLength* is non-zero, then the device behavior is not specified.

**Default state**: Device behavior when this request is received while the device is in the Default state is not specified.

**Address state**: This request is valid when the device is in the Address state; references to interfaces or to endpoints other than endpoint zero shall cause the device to respond with a Request Error. **Configured state**: This request is valid when the device is in the Configured state.

Note: The Test\_Mode feature cannot be cleared by the ClearFeature () request.

## 6.3.6.3.3 Get Configuration (Request Code 8)

This request returns the current device configuration value.

bmRequestType	bRequest	wValue	windex	wLength	Data
1000000B	GET_CONFIGURATION	Zero	Zero	One	Configuration Value

If the returned value is zero, the device is not configured.

If *wValue*, *wIndex*, or *wLength* are not as specified above, then the device behavior is not specified. **Default state**: Device behavior when this request is received while the device is in the Default state is not specified.

Address state: The value zero must be returned.

Configured state: The non-zero bConfigurationValue of the current configuration must be returned.

### 6.3.6.3.4 Get Descriptor (Request Code 6)

This request returns the specified descriptor if the descriptor exists.

bmRequestType	bRequest	wValue	windex	wLength	Data
1000000B	GET_DESCRIPTOR	Descriptor Type and Descriptor Index	Zero or Language ID (refer to Section 9.6.7)	Descriptor Length	Descriptor

The *wValue* field specifies the descriptor type in the high byte (refer to Table 9-8) and the descriptor index in the low byte. The descriptor index is used to select a specific descriptor (only for configuration and string descriptors) when several descriptors of the same type are implemented in a device. For example, a device can implement several configuration descriptors. For other standard descriptors that can be retrieved via a GetDescriptor() request, a descriptor index of zero must be used. The range of values used for a descriptor index is from 0 to one less than the number of descriptors of that type implemented by the device. The

*wIndex* field specifies the Language ID for string descriptors or is reset to zero for other descriptors. The *wLength* field specifies the number of bytes to return. If the descriptor is longer than the *wLength* field, only the initial bytes of the descriptor are returned. If the descriptor is shorter than the *wLength* field, the device indicates the end of the control transfer by sending a short packet when further data is requested. A short packet is defined as a packet shorter than the maximum payload size or a zero length data packet.

The standard request to a device supports three types of descriptors: device (also device\_qualifier), configuration (also other\_speed\_configuration), and string. A high-speed capable device supports the device\_qualifier descriptor to return information about the device for the speed at which it is not operating (including *wMaxPacketSize* for the default endpoint and the number of configurations for the other speed). The other\_speed\_configuration returns information in the same structure as a configuration descriptor, but for

a configuration if the device were operating at the other speed. A request for a configuration descriptor returns the configuration descriptor, all interface descriptors, and endpoint descriptors for all of the interfaces in a single request. The first interface descriptor follows the configuration descriptor. The endpoint descriptors for the first interface follow the first interface descriptor. If there are additional interfaces, their interface descriptor and endpoint descriptors follow the first interface's endpoint descriptors. Class-specific and/or vendor-specific descriptors follow the standard descriptors they extend or modify.

All devices must provide a device descriptor and at least one configuration descriptor. If a device does not support a requested descriptor, it responds with a Request Error.

**Default state**: This is a valid request when the device is in the Default state. **Address state**: This is a valid request when the device is in the Address state. **Configured state**: This is a valid request when the device is in the Configured state.

## 6.3.6.3.5 Get Interface (Request Code 10)

This request returns the selected alternate setting for the specified interface.

bmRequestType	bRequest	wValue	windex	wLength	Data
1000001B	GET_INTERFACE	Zero	Interface	One	Alternate Setting

Some USB devices have configurations with interfaces that have mutually exclusive settings. This request allows the host to determine the currently selected alternate setting.

If *wValue* or *wLength* are not as specified above, then the device behavior is not specified. If the interface specified does not exist, then the device responds with a Request Error.

**Default state**: Device behavior when this request is received while the device is in the Default state is not specified.

Address state: A Request Error response is given by the device.

Configured state: This is a valid request when the device is in the Configured state.

## 6.3.6.3.6 Get Status (Request Code 0)

This request returns status for the specified recipient.

bmRequestType	bRequest	wValue	windex	wLength	Data
10000000B 10000001B 10000010B	GET_STATUS	Zero	Zero Interface Endpoint	Тwo	Device, Interface, or Endpoint Status

The *Recipient* bits of the *bmRequestType* field specify the desired recipient. The data returned is the current status of the specified recipient.

If *wValue* or *wLength* are not as specified above, or if *wIndex* is non-zero for a device status request, then the behavior of the device is not specified.

If an interface or an endpoint is specified that does not exist, then the device responds with a Request Error.

**Default state**: Device behavior when this request is received while the device is in the Default state is not specified.

Address state: If an interface or an endpoint other than endpoint zero is specified, then the device responds with a Request Error.

**Configured state**: If an interface or endpoint that does not exist is specified, then the device responds with a Request Error.

A GetStatus() request to a device returns the information shown in Figure 6-32.

D7	D6 D5 D4 D3 D2		D2	D1	D0		
		Remote Wakeup	Self Powered				
D15	D14	D10	D9	D8			
Reserved (Reset to zero)							

Figure 6-33 Information Returned by a GetStatus() Request to a Device

The *Self Powered* field indicates whether the device is currently self-powered. If D0 is reset to zero, the device is bus-powered. If D0 is set to one, the device is self-powered. The *Self Powered* field may not be changed by the SetFeature() or ClearFeature() requests.

The *Remote Wakeup* field indicates whether the device is currently enabled to request remote wakeup. The default mode for devices that support remote wakeup is disabled. If D1 is reset to zero, the ability of the device to signal remote wakeup is disabled. If D1 is set to one, the ability of the device to signal remote wakeup is enabled. The *Remote Wakeup* field can be modified by the SetFeature() and ClearFeature() requests using the DEVICE\_REMOTE\_WAKEUP feature selector. This field is reset to zero when the device is reset.

A GetStatus() request to an interface returns the information shown in Figure 6-33.

D7	D7 D6 D5		D4	D3	D2	D1	D0	
Reserved (Reset to zero)								
D15 D14 D13 D12 D11 D10 D9					D8			
Reserved (Reset to zero)								

### Figure 6-34: Information Returned by a GetStatus() Request to an Interface

A GetStatus() request to an endpoint returns the information shown in Figure 6-34.

D7 D6 D5			D4 D3 D2 D1				D0	
	Reserved (Reset to zero)							
D15	D15 D14 D13 D12 D11 D10 D9						D8	
	Reserved (Reset to zero)							

#### Figure 6-35: Information Returned by a GetStatus() Request to an Endpoint

The *Halt* feature is required to be implemented for all interrupt and bulk endpoint types. If the endpoint is currently halted, then the *Halt* feature is set to one. Otherwise, the *Halt* feature is reset to zero. The *Halt* feature may optionally be set with the SetFeature(ENDPOINT\_HALT) request. When set by the SetFeature() request, the endpoint exhibits the same stall behavior as if the field had been set by a hardware condition. If the condition causing a halt has been removed, clearing the *Halt* feature via a ClearFeature(ENDPOINT\_HALT) request results in the endpoint no longer returning a STALL. For endpoints using data toggle, regardless of whether an endpoint has the *Halt* feature set, a ClearFeature(ENDPOINT\_HALT) request always results in the data toggle being reinitialized to DATA0. The *Halt* feature is reset to zero after either a SetConfiguration() or SetInterface() request even if the requested configuration or interface is the same as the current configuration or interface.

It is neither required nor recommended that the *Halt* feature be implemented for the Default Control Pipe. However, devices may set the *Halt* feature of the Default Control Pipe in order to reflect a functional error condition. If the feature is set to one, the device will return STALL in the Data and Status stages of each standard request to the pipe except GetStatus(), SetFeature(), and ClearFeature() requests. The device need not return STALL for class-specific and vendor-specific requests.

## 6.3.6.3.7 Set Address (Request Code 5)

This request sets the device address for all future device accesses.

bmRequestType	bRequest	wValue	windex	wLength	Data
0000000B	SET_ADDRESS	Device Address	Zero	Zero	None

The *wValue* field specifies the device address to use for all subsequent accesses.

As noted elsewhere, requests actually may result in up to three stages. In the first stage, the Setup packet is sent to the device. In the optional second stage, data is transferred between the host and the device. In the final stage, status is transferred between the host and the device. The direction of data and status transfer depends on whether the host is sending data to the device or the device is sending data to the host. The Status

stage transfer is always in the opposite direction of the Data stage. If there is no Data stage, the Status stage is from the device to the host.

Stages after the initial Setup packet assume the same device address as the Setup packet. The USB device does not change its device address until after the Status stage of this request is completed successfully. Note that this is a difference between this request and all other requests. For all other requests, the operation indicated must be completed before the Status stage. If the specified device address is greater than 127, or if *wIndex* or *wLength* are non-zero, then the behavior of the device is not specified.

Device response to SetAddress() with a value of 0 is undefined.

**Default state**: If the address specified is non-zero, then the device shall enter the Address state; otherwise, the device remains in the Default state (this is not an error condition).

Address state: If the address specified is zero, then the device shall enter the Default state; otherwise, the device remains in the Address state but uses the newly-specified address.

**Configured state**: Device behavior when this request is received while the device is in the Configured state is not specified.

### 6.3.6.3.8 Set Configuration (Request Code9)

This request sets the device configuration.

bmRequestType	bRequest	wValue	windex	wLength	Data
0000000B	SET_CONFIGURATION	Configuration Value	Zero	Zero	None

The lower byte of the *wValue* field specifies the desired configuration. This configuration value must be zero or match a configuration value from a configuration descriptor. If the configuration value is zero, the device is placed in its Address state. The upper byte of the *wValue* field is reserved.

If wIndex, wLength, or the upper byte of wValue is non-zero, then the behavior of this request is not specified.

**Default state**: Device behavior when this request is received while the device is in the Default state is not specified.

**Address state**: If the specified configuration value is zero, then the device remains in the Address state. If the specified configuration value matches the configuration value from a configuration descriptor, then that configuration is selected and the device enters the Configured state. Otherwise, the device responds with a Request Error.

**Configured state**: If the specified configuration value is zero, then the device enters the Address state. If the specified configuration value matches the configuration value from a configuration descriptor, then that configuration is selected and the device remains in the Configured state. Otherwise, the device responds with a Request Error.

### 6.3.6.3.9 Set Descriptor (Request Code 7)

This request is optional and may be used to update existing descriptors or new descriptors may be added.

bmRequestType	bRequest	wValue	windex	wLength	Data
0000000B	SET_DESCRIPTOR	Descriptor Type and Descriptor Index	Language ID (refer to Section 9.6.7) or zero	Descriptor Length	Descriptor

The *wValue* field specifies the descriptor type in the high byte (refer to Table 6-8) and the descriptor index in the low byte. The descriptor index is used to select a specific descriptor (only for configuration and string descriptors) when several descriptors of the same type are implemented in a device. For example, a device can implement several configuration descriptors. For other standard descriptors that can be set via a SetDescriptor() request, a descriptor index of zero must be used. The range of values used for a descriptor index is from 0 to one less than the number of descriptors of that type implemented by the device.

The wIndex field specifies the Language ID for string descriptors or is reset to zero for other descriptors.

The *wLength* field specifies the number of bytes to transfer from the host to the device.

The only allowed values for descriptor type are device, configuration, and string descriptor types.

If this request is not supported, the device will respond with a Request Error.

**Default state**: Device behavior when this request is received while the device is in the Default state is not specified.

Address state: If supported, this is a valid request when the device is in the Address state.

Configured state: If supported, this is a valid request when the device is in the Configured state.

### 6.3.6.3.10 Set Feature (Request Code 3)

This request is used to set or enable a specific feature.

bmReques	tType	bRequest	wValue	wind	ex	wLength	Data
0000000 0000000 0000001	1B	SET_FEATURE	Feature Selector	Test Selector	Zero Interface Endpoint	Zero	None

Feature selector values in *wValue* must be appropriate to the recipient. Only device feature selector values may be used when the recipient is a device; only interface feature selector values may be used when the recipient is an interface, and only endpoint feature selector values may be used when the recipient is an endpoint.

Refer to Table 6-9 for a definition of which feature selector values are defined for which recipients.

The TEST\_MODE feature is only defined for a device recipient (i.e., bmRequestType = 0) and the lower byte of wIndex must be zero. Setting the TEST\_MODE feature puts the device upstream facing port into test mode. The device will respond with a request error if the request contains an invalid test selector. The transition to test mode must be complete no later than 3 ms after the completion of the status stage of the request. The transition to test mode of an upstream facing port must not happen until after the status stage of the request. The power to the device must be cycled to exit test mode of an upstream facing port of a device. A SetFeature() request that references a feature that cannot be set or that does not exist causes a STALL to be returned in the Status stage of the request.

If the feature selector is *TEST\_MODE*, then the most significant byte of *wIndex* is used to specify the specific test mode. The recipient of a SetFeature(TEST\_MODE...) must be the device; i.e., the lower byte of *wIndex* must be zero and the *bmRequestType* must be set to zero. The device must have its power cycled to exit test mode. The valid test mode selectors are listed in Table 6-10.

Value	Description	
00H	Reserved	
01H	Test_J	
02H	Fest_K	
03H	Test_SED_NAK	
04H	Test_Packet	
05H	Test_Force_Enable	
06H-3FH	Reserved for standard test selectors	
3FH-BFH	Reserved	
C0H-FFH	Reserved for vendor-specific test modes.	

**Table 6-10: Test Mode Selectors** 

If wLength is non-zero, then the behavior of the device is not specified.

If an endpoint or interface is specified that does not exist, then the device responds with a Request Error.

**Default state**: A device must be able to accept a SetFeature(TEST\_MODE, TEST\_SELECTOR) request when in the Default State. Device behavior for other SetFeature requests while the device is in the Default state is not specified.

Address state: If an interface or an endpoint other than endpoint zero is specified, then the device responds with a Request Error.

Configured state: This is a valid request when the device is in the Configured state.

### 6.3.6.3.11 Set Interface (Request Code 11)

This request allows the host to select an alternate setting for the specified interface.

bn	nRequestType	bRequest	wValue	windex	wLength	Data
	0000001B	SET_INTERFACE	Alternate Setting	Interface	Zero	None

Some USB devices have configurations with interfaces that have mutually exclusive settings. This request allows the host to select the desired alternate setting. If a device only supports a default setting for the specified interface, then a STALL may be returned in the Status stage of the request. This request cannot be used to change the set of configured interfaces (the SetConfiguration() request must be used instead). If the interface or the alternate setting does not exist, then the device responds with a Request Error. If *wLength* is non-zero, then the behavior of the device is not specified.

**Default state**: Device behavior when this request is received while the device is in the Default state is not specified.

Address state: The device must respond with a Request Error.

Configured state: This is a valid request when the device is in the Configured state.

### 6.3.6.3.12 Synch Frame (Request Code 12)

This request is used to set and then report an endpoint's synchronization frame.

bmRequestType	bRequest	wValue	windex	wLength	Data
10000010B	SYNCH_FRAME	Zero	Endpoint	Two	Frame Number

When an endpoint supports isochronous transfers, the endpoint may also require per-frame transfers to vary in size according to a specific pattern. The host and the endpoint must agree on which frame the repeating pattern begins. The number of the frame in which the pattern began is returned to the host.

If a high-speed device supports the Synch Frame request, it must internally synchronize itself to the zeroth microframe and have a time notion of classic frame. Only the frame number is used to synchronize and reported by the device endpoint (i.e., no microframe number). The endpoint must synchronize to the zeroth microframe.

This value is only used for isochronous data transfers using implicit pattern synchronization. If *wValue* is non-zero or *wLength* is not two, then the behavior of the device is not specified.

If the specified endpoint does not support this request, then the device will respond with a Request Error.

**Default state**: Device behavior when this request is received while the device is in the Default state is not specified.

Address state: The device shall respond with a Request Error.

Configured state: This is a valid request when the device is in the Configured state.

## 6.3.6.4 Standard USB Descriptor

The standard descriptors defined in this specification may only be modified or extended by revision of the Universal Serial Bus Specification.

Note: An extension to the USB 1.0 standard endpoint descriptor has been published in Device Class Specification for Audio Devices Revision 1.0. This is the only extension defined outside USB Specification that is allowed. Future revisions of the USB Specification that extend the standard endpoint descriptor will do so as to not conflict with the extension defined in the Audio Device Class Specification Revision 1.0.

### 6.3.6.4.1 Standard USB Descriptor Overview

USB devices report their attributes using descriptors. A descriptor is a data structure with a defined format. Each descriptor begins with a byte-wide field that contains the total number of bytes in the descriptor followed by a byte-wide field that identifies the descriptor type.

Using descriptors allows concise storage of the attributes of individual configurations because each configuration may reuse descriptors or portions of descriptors from other configurations that have the same characteristics. In this manner, the descriptors resemble individual data records in a relational database. Where appropriate, descriptors contain references to string descriptors that provide displayable information describing a descriptor in human-readable form. The inclusion of string descriptors is optional. However, the reference fields within descriptors are mandatory. If a device does not support string descriptors, string reference fields must be reset to zero to indicate no string descriptor is available.

If a descriptor returns with a value in its length field that is less than defined by this specification, the descriptor is invalid and should be rejected by the host. If the descriptor returns with a value in its length field that is greater than defined by this specification, the extra bytes are ignored by the host, but the next descriptor is located using the length returned rather than the length expected.

A device may return class- or vendor-specific descriptors in two ways:

1. If the class or vendor specific descriptors use the same format as standard descriptors (e.g., start with a length byte and followed by a type byte), they must be returned interleaved with standard descriptors in the configuration information returned by a GetDescriptor(Configuration) request. In this case, the class or vendor-specific descriptors must follow a related standard descriptor they modify or extend.

2. If the class or vendor specific descriptors are independent of configuration information or use a nonstandard format, a GetDescriptor() request specifying the class or vendor specific descriptor type and index may be used to retrieve the descriptor from the device. A class or vendor specification will define the appropriate way to retrieve these descriptors.

## 6.3.6.4.2 Device Descriptor

A device descriptor describes general information about a USB device. It includes information that applies globally to the device and all of the device's configurations. A USB device has only one device descriptor. A high-speed capable device that has different device information for full-speed and high-speed must also have a device\_qualifier descriptor.

The DEVICE descriptor of a high-speed capable device has a version number of 2.0 (0200H). If the device is full-speed only or low-speed only, this version number indicates that it will respond correctly to a request for the device\_qualifier desciptor (i.e., it will respond with a request error).

The bcdUSB field contains a BCD version number. The value of the bcdUSB field is 0xJJMN for version

JJ.M.N (JJ – major version number, M – minor version number, N – sub-minor version number), e.g., version 2.1.3 is represented with value 0x0213 and version 2.0 is represented with a value of 0x0200.

The *bNumConfigurations* field indicates the number of configurations at the current operating speed. Configurations for the other operating speed are not included in the count. If there are specific configurations of the device for specific speeds, the *bNumConfigurations* field only reflects the number of configurations for a single speed, not the total number of configurations for both speeds.

If the device is operating at high-speed, the *bMaxPacketSize0* field must be 64 indicating a 64 byte maximum packet. High-speed operation does not allow other maximum packet sizes for the control endpoint (endpoint 0).

All USB devices have a Default Control Pipe. The maximum packet size of a device's Default Control Pipe is described in the device descriptor. Endpoints specific to a configuration and its interface(s) are described in the configuration descriptor. A configuration and its interface(s) do not include an endpoint descriptor for the Default Control Pipe. Other than the maximum packet size, the characteristics of the Default Control Pipe are defined by this specification and are the same for all USB devices.

The *bNumConfigurations* field identifies the number of configurations the device supports. Table 6-11 shows the standard device descriptor.

Offset	Field	Size	Value	Description
o	bLength	1	Number	Size of this descriptor in bytes
1	bDescriptorType	1	Constant	DEVICE Descriptor Type
2	bodUSB	2	BCD	USB Specification Release Number in Binary-Coded Decimal (i.e., 2.10 is 210H). This field identifies the release of the USB Specification with which the device and its descriptors are compliant.
4	bDeviceClass	1	Class	Class code (assigned by the USB-IF). If this field is reset to zero, each interface within a configuration specifies its own class information and the various interfaces operate independently. If this field is set to a value between 1 and FEH, the device supports different class specifications on different interfaces and the interfaces may not operate independently. This value identifies the class definition used for the aggregate interfaces. If this field is set to FFH, the device class is vendor-specific.
5	bDeviceSubClass	1	SubClass	Subclass code (assigned by the USB-IF). These codes are qualified by the value of the <i>bDeviceClass</i> field. If the <i>bDeviceClass</i> field is reset to zero, this field must also be reset to zero. If the <i>bDeviceClass</i> field is not set to FFH, all values are reserved for assignment by the USB-IF.

#### **Table 6-11: Standard Device Descriptor**

### INSTALLATION

	Offset	Field	Size	Value	Description
	6	bDeviceProtocol	1	Protocol	Protocol code (assigned by the USB-IF). These codes are qualified by the value of the <i>bDeviceGlass</i> and the <i>bDeviceGubGlass</i> fields. If a device supports class-specific protocols on a device basis as opposed to an interface basis, this code identifies the protocols that the device uses as defined by the specification of the device class. If this field is reset to zero, the device does not use class-specific protocols on a device basis. However, it may use class- specific protocols on an interface basis. If this field is set to FFH, the device uses a vendor-specific protocol on a device basis.
	7	bMaxPacketSize0	1	Number	Maximum packet size for endpoint zero (only 8, 16, 32, or 64 are valid)
	8	idVendor	2	ID	Vendor ID (assigned by the USB-IF)
Γ	10	idProduct	2	ID	Product ID (assigned by the manufacturer)
	12	bcdDevice	2	BCD	Device release number in binary-coded decimal
	14	iManufacturer	1	Index	Index of string descriptor describing manufacturer
	15	iProduct	1	Index	Index of string descriptor describing product
	16	iSerialNumber	1	Index	Index of string descriptor describing the device's serial number
	17	bNumConfigurations	1	Number	Number of possible configurations

## 6.3.6.4.3 Device Qualifier Descriptor

The device\_qualifier descriptor describes information about a high-speed capable device that would change if the device were operating at the other speed. For example, if the device is currently operating at full-speed, the device\_qualifier returns information about how it would operate at high-speed and vice-versa. Table 6-12 shows the fields of the device\_qualifier descriptor.

Offset	Field	Size	Value	Description
0	bLength	1	Number	Size of descriptor
1	bDescriptorType	1	Constant	Device Qualifier Type
2	bcdUSB	2	BCD	USB specification version number (e.g., 0200H for V2.00 )
4	bDeviceClass	1	Class	Class Code
5	bDeviceSubClass	1	SubClass	SubClass Code
6	bDeviceProtocol	1	Protocol	Protocol Code
7	bMaxPacketSize0	1	Number	Maximum packet size for other speed
8	bNumConfigurations	1	Number	Number of Other-speed Configurations
9	bReserved	1	Zero	Reserved for future use, must be zero

### **Table 6-12: Device Qualifier Descriptor**

The vendor, product, device, manufacturer, product, and serialnumber fields of the standard device descriptor are not included in this descriptor since that information is constant for a device for all supported speeds. The version number for this descriptor must be at least 2.0 (0200H).

The host accesses this descriptor using the GetDescriptor() request. The descriptor type in the GetDescriptor() request is set to device\_qualifier (see Table 6-8). If a full-speed only device (with a device descriptor version number equal to 0200H) receives a GetDescriptor() request for a device\_qualifier, it must respond with a request error. The host must not make a request for an other\_speed\_configuration descriptor unless it first successfully retrieves the device\_qualifier descriptor.

## 6.3.6.4.4 Configuration Descriptor

The configuration descriptor describes information about a specific device configuration. The descriptor contains a *bConfigurationValue* field with a value that, when used as a parameter to the SetConfiguration() request, causes the device to assume the described configuration.

The descriptor describes the number of interfaces provided by the configuration. Each interface may operate independently. For example, an ISDN device might be configured with two interfaces, each providing 64Kb/s bi-directional channels that have separate data sources or sinks on the host. Another configuration might present the ISDN device as a single interface, bonding the two channels into one 128 Kb/s bi-directional channel. When the host requests the configuration descriptor, all related interface and endpoint descriptors are returned.

A USB device has one or more configuration descriptors. Each configuration has one or more interfaces and each interface has zero or more endpoints. An endpoint is not shared among interfaces within a single configuration unless the endpoint is used by alternate settings of the same interface. Endpoints may be shared among interfaces that are part of different configurations without this restriction.

Once configured, devices may support limited adjustments to the configuration. If a particular interface has alternate settings, an alternate may be selected after configuration. Table 6-13 shows the standard configuration descriptor.

Offset	Field	Size	Value	Description
0	bLength	1	Number	Size of this descriptor in bytes
1	bDescriptorType	1	Constant	CONFIGURATION Descriptor Type
2	wTotalLength	2	Number	Total length of data returned for this configuration. Includes the combined length of all descriptors (configuration, interface, endpoint, and class- or vendor-specific) returned for this configuration.
4	bNumInterfaces	1	Number	Number of interfaces supported by this configuration
5	bConfigurationValue	1	Number	Value to use as an argument to the SetConfiguration() request to select this configuration
6	iConfiguration	1	Index	Index of string descriptor describing this configuration

#### **Table 6-13: Standard Configuration Descriptor**

0	ffset	Field	Size	Value	Description
	7	bmAttributes	1	Bitmap	Configuration characteristics         D7:       Reserved (set to one)         D8:       Self-powered         D5:       Remote Wakeup         D40:       Reserved (reset to zero)         D7 is reserved and must be set to one for         historical reasons.         A device configuration that uses power from         the bus and a local source reports a non-zero         value in bMaxPower to indicate the amount of         bus power required and sets D6. The actual         power source at runtime may be determined         using the GetStatus(DEVICE) request (see         Section 9.4.5).         If a device configuration supports remote         wakeup, D5 is set to one.
	8	bMaxPower	1	mA	Maximum power consumption of the USB device from the bus in this specific configuration when the device is fully operational. Expressed in 2 mA units (i.e., 50 = 100 mA). Note: A device configuration reports whether the configuration is bus-powered or self- powered. Device status reports whether the device is currently self-powered. If a device is disconnected from its external power source, it updates device status to indicate that it is no longer self-powered. A device may not increase its power draw from the bus, when it loses its external power source, beyond the amount reported by its configuration. If a device can continue to operate when disconnected from its external power source, it continues to do so. If the device cannot continue to operate, it fails operations it can no longer support. The USB System Software may determine the cause of the failure by checking the status and noting the loss of the device's power source.

## 6.3.6.4.5 Other\_Speed\_Configuration\_ Descriptor

The other\_speed\_configuration descriptor shown in Table 6-14 describes a configuration of a highspeed capable device if it were operating at its other possible speed. The structure of the other\_speed\_configuration is identical to a configuration descriptor.

Offset	Field	Size	Value	Description
0	bLength	1	Number	Size of descriptor
1	bDescriptorType	1	Constant	Other_speed_Configuration Type
2	wTotalLength	2	Number	Total length of data returned
4	bNumInterfaces	1	Number	Number of interfaces supported by this speed configuration
5	bConfigurationValue	1	Number	Value to use to select configuration
6	iConfiguration	1	Index	Index of string descriptor
7	bmAttributes	1	Bitmap	Same as Configuration descriptor
8	bMaxPower	1	mA	Same as Configuration descriptor

Table 6-14: Other Speed Configuration Descriptor

The host accesses this descriptor using the GetDescriptor() request. The descriptor type in the GetDescriptor() request is set to other\_speed\_configuration (see Table 6-8).

## 6.3.6.4.6 Interface Descriptor

The interface descriptor describes a specific interface within a configuration. A configuration provides one or more interfaces, each with zero or more endpoint descriptors describing a unique set of endpoints within the configuration. When a configuration supports more than one interface, the endpoint descriptors for a particular interface follow the interface descriptor in the data returned by the GetConfiguration() request.

An interface descriptor is always returned as part of a configuration descriptor. Interface descriptors cannot be directly accessed with a GetDescriptor() or SetDescriptor() request.

An interface may include alternate settings that allow the endpoints and/or their characteristics to be varied after the device has been configured. The default setting for an interface is always alternate setting zero. The SetInterface() request is used to select an alternate setting or to return to the default setting. The GetInterface() request returns the selected alternate setting.

Alternate settings allow a portion of the device configuration to be varied while other interfaces remain in operation. If a configuration has alternate settings for one or more of its interfaces, a separate interface descriptor and its associated endpoints are included for each setting.

If a device configuration supported a single interface with two alternate settings, the configuration descriptor would be followed by an interface descriptor with the *bInterfaceNumber* and *bAlternateSetting* fields set to zero and then the endpoint descriptors for that setting, followed by another interface descriptor and its associated endpoint descriptors. The second interface descriptor's *bInterfaceNumber* field would also be set to zero, but the *bAlternateSetting* field of the second interface descriptor would be set to one.

If an interface uses only endpoint zero, no endpoint descriptors follow the interface descriptor. In this case, the *bNumEndpoints* field must be set to zero.

An interface descriptor never includes endpoint zero in the number of endpoints. Table 6-15 shows the standard interface descriptor.

Offset	Field	Size	Value	Description
0	bLength	1	Number	Size of this descriptor in bytes
1	bDescriptorType	1	Constant	INTERFACE Descriptor Type
2	binterfaceNumber	1	Number	Number of this interface. Zero-based value identifying the index in the array of concurrent interfaces supported by this configuration.
3	bAlternateSetting	1	Number	Value used to select this alternate setting for the interface identified in the prior field
4	bNumEndpoints	1	Number	Number of endpoints used by this interface (excluding endpoint zero). If this value is zero, this interface only uses the Default Control Pipe.
5	binterfaceClass	1	Class	Class code (assigned by the USB-IF). A value of zero is reserved for future standardization. If this field is set to FFH, the interface class is vendor-specific. All other values are reserved for assignment by the USB-IF.
6	binterfaceSubClass	1	SubClass	Subclass code (assigned by the USB-IF). These codes are qualified by the value of the <i>binterfaceClass</i> field. If the <i>binterfaceClass</i> field is reset to zero, this field must also be reset to zero. If the <i>binterfaceClass</i> field is not set to FFH, all values are reserved for assignment by the USB-IF.

Table 6-15: Standard Interface Descriptor

Offset	Field	Size	Value	Description
7	binterfaceProtocol	1	Protocol	Protocol code (assigned by the USB). These codes are qualified by the value of the <i>binterfaceClass</i> and the <i>binterfaceSubClass</i> fields. If an interface supports class-specific requests, this code identifies the protocols that the device uses as defined by the specification of the device class. If this field is reset to zero, the device does not use a class-specific protocol on this interface. If this field is set to FFH, the device uses a vendor-specific protocol for this interface.
8	iinterface	1	Index	Index of string descriptor describing this interface

## 6.3.6.4.7 Endpoint Descriptor

Each endpoint used for an interface has its own descriptor. This descriptor contains the information required by the host to determine the bandwidth requirements of each endpoint. An endpoint descriptor is always returned as part of the configuration information returned by a GetDescriptor(Configuration) request. An endpoint descriptor cannot be directly accessed with a GetDescriptor() or SetDescriptor() request. There is never an endpoint descriptor for endpoint zero. Table 6-16 shows the standard endpoint descriptor.

Offset	Field	Size	Value	Description
0	bLength	1	Number	Size of this descriptor in bytes
1	bDescriptorType	1	Constant	ENDPOINT Descriptor Type
2	bEndpointAddress	1	Endpoint	The address of the endpoint on the USB device described by this descriptor. The address is encoded as follows:
				Bit 30: The endpoint number Bit 64: Reserved, reset to zero Bit 7: Direction, ignored for control endpoints 0 = OUT endpoint 1 = IN endpoint
Offset	Field	Size	Value	Description
3	bmAttributes	1	Bitmap	This field describes the endpoint's attributes when it is configured using the <i>bConfigurationValue</i> . Bits 10: Transfer Type 00 = Control 01 = Isochronous 10 = Bulk 11 = Interrupt If not an isochronous endpoint, bits 52 are reserved and must be set to zero. If isochronous, they are defined as follows: Bits 32: Synchronization Type 00 = No Synchronization 01 = Asynchronous 10 = Adaptive 11 = Synchronous Bits 54: Usage Type 00 = Data endpoint 01 = Feedback endpoint 10 = Implicit feedback Data endpoint 11 = Reserved
				Refer to Chapter 5 for more information. All other bits are reserved and must be reset to zero. Reserved bits must be ignored by the host.

Table 6-16: Standard Endpoint Descriptor

#### INSTALLATION

Offset	Field	Size	Value	Description
4	wMaxPacketSize	2	Number	Maximum packet size this endpoint is capable of sending or receiving when this configuration is selected.
				For isochronous endpoints, this value is used to reserve the bus time in the schedule, required for the per-(micro)frame data payloads. The pipe may, on an ongoing basis, actually use less bandwidth than that reserved. The device reports, if necessary, the actual bandwidth used via its normal, non-USB defined mechanisms.
				For all endpoints, bits 100 specify the maximum packet size (in bytes).
				For high-speed isochronous and interrupt endpoints:
				Bits 1211 specify the number of additional transaction opportunities per microframe:
				00 = None (1 transaction per microframe) 01 = 1 additional (2 per microframe) 10 = 2 additional (3 per microframe) 11 = Reserved
				Bits 1513 are reserved and must be set to zero.
				Refer to Chapter 5 for more information.
6	binterval	1	Number	Interval for polling endpoint for data transfers. Expressed in frames or microframes depending on the device operating speed (i.e., either 1 millisecond or 125 µs units).
				For full-/high-speed isochronous endpoints, this value must be in the range from 1 to 16. The <i>bInterval</i> value is used as the exponent for a 2 <sup>880/01</sup> value; e.g., a <i>bInterval</i> of 4 means a period of 8 (2 <sup>41</sup> ).
				For full-/low-speed interrupt endpoints, the value of this field may be from 1 to 255.
				For high-speed interrupt endpoints, the <i>binterval</i> value is used as the exponent for a 2 <sup>minut1</sup> value; e.g., a <i>binterval</i> of 4 means a period of 8 (2 <sup>+1</sup> ). This value must be from 1 to 16.
				For high-speed bulk/control OUT endpoints, the bInterval must specify the maximum NAK rate of the endpoint. A value of 0 indicates the endpoint never NAKs. Other values indicate at most 1 NAK each bInterval number of microframes. This value must be in the range from 0 to 255.
				See Chapter 5 description of periods for more detail.

The *bmAttributes* field provides information about the endpoint's Transfer Type (bits 1..0) and Synchronization Type (bits 3..2). In addition, the Usage Type bit (bits 5..4) indicate whether this is an endpoint used for normal data transfers (bits 5..4=00B), whether it is used to convey explicit feedback information for one or more data endpoints (bits 5..4=01B) or whether it is a data endpoint that also serves as an implicit feedback endpoint for one or more data endpoints (bits 5..4=10B). Bits 5..2 are only meaningful for isochronous endpoints and must be reset to zero for all other transfer types.

If the endpoint is used as an explicit feedback endpoint (bits 5..4=01B), then the Transfer Type must be set to isochronous (bits1..0 = 01B) and the Synchronization Type must be set to No Synchronization (bits 3..2=00B).

A feedback endpoint (explicit or implicit) needs to be associated with one (or more) isochronous data endpoints to which it provides feedback service. The association is based on endpoint number matching. A feedback endpoint always has the opposite direction from the data endpoint(s) it services. If multiple data endpoints are to be serviced by the same feedback endpoint, the data endpoints must have ascending ordered–but not necessarily consecutive–endpoint numbers. The first data endpoint and the feedback endpoint must have the same endpoint number (and opposite direction). This ensures that a data endpoint can uniquely identify its feedback endpoint by searching for the first feedback endpoint that has an endpoint number equal or less than its own endpoint number.

High-speed isochronous and interrupt endpoints use bits 12..11 of *wMaxPacketSize* to specify multiple transactions for each microframe specified by *bInterval*. If bits 12..11 of *wMaxPacketSize* are zero, the

maximum packet size for the endpoint can be any allowed value (as defined in Chapter 5). If bits 12..11 of *wMaxPacketSize* are not zero (0), the allowed values for *wMaxPacketSize* bits 10..0 are limited as shown in Table 6-17.

wMaxPacketSize bits 1211	<i>wMaxPacketSize</i> bits 100 Values Allowed
00	1 - 1024
01	513 - 1024
10	683 - 1024
11	N/A; reserved

For high-speed bulk and control OUT endpoints, the *bInterval* field is only used for compliance purposes; the host controller is not required to change its behavior based on the value in this field.

### 6.3.6.4.8 String Descriptor

String descriptors are optional. As noted previously, if a device does not support string descriptors, all references to string descriptors within device, configuration, and interface descriptors must be reset to zero. String descriptors use UNICODE encodings as defined by *The Unicode Standard, Worldwide Character Encoding, Version 3.0*, The Unicode Consortium, Addison-Wesley Publishing Company, Reading, Massachusetts (URL: <u>http://www.unicode.com</u>). The strings in a USB device may support multiple language ID (LANGID) defined by the USB-IF. The list of currently defined USB LANGIDs can be found at <u>http://www.usb.org/developers/docs.html</u>. String index zero for all languages returns a string descriptor that contains an array of two-byte LANGID codes supported by the device. Table 6-18 shows the LANGID code array. A USB device may omit all string descriptors. USB devices that omit all string descriptors must not return an array of LANGID codes.

The array of LANGID codes is not NULL-terminated. The size of the array (in bytes) is computed by subtracting two from the value of the first byte of the descriptor.

Offset	Field	Size	Value	Description
0	bLength	1	N+2	Size of this descriptor in bytes
1	bDescriptorType	1	Constant	STRING Descriptor Type
2	wLANGID[0]	2	Number	LANGID code zero
N	wLANGID[x]	2	Number	LANGID code x

Table 6-18: String Descriptor Zero, Specifying Language Supported by the Device

The UNICODE string descriptor (shown in Table 6-19) is not NULL-terminated. The string length is computed by subtracting two from the value of the first byte of the descriptor.

Fable 6-19: UNICODE Str	ring Descriptor
Fable 6-19: UNICODE Str	ring Descriptor

Offset	Field	Size	Value	Description
0	0 <i>bLength</i> 1 Number		Number	Size of this descriptor in bytes
1	bDescriptorType	1	Constant	STRING Descriptor Type
2	bString	N	Number	UNICODE encoded string

## 6.4 Bulk-Only Transport

N2 Product transfer data by USB Mass Storage Class Bulk Only Transport Specification.

# 6.4.1 Functional Characteristics

## 6.4.1.1 Bulk-Only Mass Storage Reset (Class-Specific request)

This request is used to reset the mass storage device and its associated interface. This class-specific request shall ready the device for the next CBW from the host.

The host shall send this request via the default pipe to the device. The device shall preserve the value of its bulk data toggle bits and endpoint STALL conditions despite the Bulk-Only Mass Storage Reset. The device shall NAK the status stage of the device request until the Bulk-Only Mass Storage Reset is complete.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
00100001b	11111111b	0000h	Interface	0000h	none

To issue the Bulk-Only Mass Storage Reset the host shall issue a device request on the default pipe of:

- *bmRequestType*: Class, Interface, host to device
- bRequest field set to 255 (FFh)
- wValue field set to 0
- *wIndex* field set to the interface number
- wLength field set to 0

# 6.4.1.2 Get Max LUN (Class-Specific request)

The device *may* implement several logical units that share common device characteristics. The host uses bCBWLUN to designate which logical unit of the device is the destination of the CBW. The Get Max LUN device request is used to determine the number of logical units supported by the device. Logical Unit Numbers on the device shall be numbered contiguously starting from LUN 0 to a maximum LUN of 15 (Fh).

bmRequestType	bRequest	wValue wIndex		wLength	Data
10100001b	11111110b	0000h	Interface	0001h	1 byte

To issue a Get Max LUN device request, the host shall issue a device request on the default pipe of:

- *bmRequestType*: Class, Interface, device to host
- bRequest field set to 254 (FEh)
- wValue field set to 0
- wIndex field set to the interface number
- wLength field set to 1

The device shall return one byte of data that contains the maximum LUN supported by the device. For example, if the device supports four LUNs then the LUNs would be numbered from 0 to 3 and the return value would be 3. If no LUN is associated with the device, the value returned shall be 0. The host shall not send a command block wrapper (CBW) to a non-existing LUN.

Devices that do not support multiple LUNs may STALL this command.

## 6.4.1.3 Host/Device Packet Transfer Order

The host shall send the CBW before the associated Data-Out, and the device shall send Data-In after the associated CBW and before the associated CSW. The host *may* request Data-In or CSW before sending the associated CBW.

If the *dCBWDataTransferLength* is zero, the device and the host shall transfer no data between the CBW and the associated CSW.

## 6.4.1.4 Command Queuing

The host shall not transfer a CBW to the device until the host has received the CSW for any outstanding CBW.

If the host issues two consecutive CBWs without an intervening CSW or reset, the device response to the second CBW is indeterminate.

## 6.4.1.5 Bi-Directional Command Protocol

This specification does not provide for bi-directional data transfer in a single command.

## 6.4.2 Standard Descriptors

The device shall support the following standard USB descriptors:

• Device. Each USB device has one device descriptor (per USB Specification).

• Configuration. Each USB device has one default configuration descriptor, which supports at least one interface.

• **Interface**. The device shall support at least one interface, known herein as the Bulk-Only Data Interface. Some devices *may* support additional interfaces, to provide other capabilities.

• Endpoint. The device shall support the following endpoints, in addition to the default pipe that is required of all USB devices:

(a) Bulk-In endpoint

(b) Bulk-Out endpoint

Some devices *may* support additional endpoints, to provide other capabilities. The host shall use the first reported Bulk-In and Bulk-Out endpoints for the selected interface.

• String. The device shall supply a unique serial number.

The rest of this section describes the standard USB device, configuration, interface, endpoint, and string descriptors for the device.

## 6.4.2.1 Device Descriptor

Each USB device has one device descriptor (per USB Specification). The device shall specify the device class and subclass codes in the interface descriptor, and not in the device descriptor. (Table 6-20)

Offset	Field	Size	Value	Description
0	bLength	Byte	12h	Size of this descriptor in bytes.
1	bDescriptorType	Byte	01h	DEVICE descriptor type.
2	bcdUSB	Word	????h	USB Specification Release Number in Binary-Coded Decimal (i.e. 2.10 = 210h). This field identifies the release of the USB Specification with which the device and is descriptors are
	10.0	-	0.01	compliant.
4	bDeviceClass	Byte	00h	Class is specified in the interface descriptor.
5	bDeviceSubClass	Byte	00h	Subclass is specified in the interface descriptor.
б	bDeviceProtocol	Byte	00h	Protocol is specified in the interface descriptor.
7	bMaxPacketSize0	Byte	??h	Maximum packet size for endpoint zero. (only 8, 16, 32, or 64 are valid (08h, 10h, 20h, 40h)).
8	idVendor	Word	????h	Vendor ID (assigned by the USB-IF).
10	idProduct	Word	????h	Product ID (assigned by the manufacturer).
12	bcdDevice	Word	????h	Device release number in binary-coded decimal.
14	iManufacturer	Byte	??h	Index of string descriptor describing the manufacturer.
15	iProduct	Byte	??h	Index of string descriptor describing this product.
16	iSerialNumber	Byte	??h	Index of string descriptor describing the device's serial number. (Details in 4.1.1 below)
17	bNumConfigurations	Byte	??h	Number of possible configurations.

Table 6-20: Bulk Only Transport Device Descriptor

The *iSerialNumber* field shall be set to the index of the string descriptor that contains the serial number. The serial number shall contain at least 12 valid digits, represented as a UNICODE string. The last 12 digits of the serial number shall be unique to each USB *idVendor* and *idProduct* pair.

The host *may* generate a globally unique identifier by concatenating the 16 bit *idVendor*, the 16 bit *idProduct* and the value represented by the last 12 characters of the string descriptor indexed by *iSerialNumber*. The field *iSerialNumber* is an index to a string descriptor and does not contain the string itself. An example format for the String descriptor is shown below. (Table 6-21)

Offset	Field	Size		Description		
0	bLength	Byte		Size of this descriptor in bytes - Minimum of 26 (1Ah)		
1	bDescriptorType	Byte	03h	STRING descriptor type		
2	wString1	Word	00??h	Serial number character 1		
4	wString2	Word	00??h	Serial number character 2		
6	wString3	Word	00??h	Serial number character 3		
:	:	Word	:	:		
:	:	Word	:	:		
n x 2	wStringn	Word	00??h	Serial number character n		
	Shall be at least 12 characters long					

#### Table 6-21: Example Serial Number Format

# 6.4.2.2 Configuration Descriptor (Table 6-22)

### Table 6-22: Bulk Only Transport Configuration Descriptor

Offset	Field	Size	Value	Description			
0	bLength	Byte	09h	Size of this descriptor in bytes.			
1	bDescriptorType	Byte	02h	CONFIGURATION Descriptor Type.			
2	wTotalLength	Word	????h	Total length of data returned for this configuration. Includes the combined length of all descriptors (configuration, interface, endpoint, and class- or vendor-specific) returned for this configuration.			
4	bNumInterfaces	Byte	??h	Number of interfaces supported by this configuration. The device shall support at least the Bulk-Only Data Interface.			
5	bConfigurationValue	Byte	??h	Value to use as an argument to the SetConfiguration() request to select this configuration.			
6	iConfiguration	Byte	??h	Index of string descriptor describing this configuration.			
7	bmAttributes	Byte	?0h	Bit       Description         7       Reserved (set to one)         6       Self-powered         5       Remote Wakeup         40       Reserved (reset to zero)         Bit 7 is reserved and must be set to one for historical reasons.         For a full description of this bm.Attributes bitmap, see the USB 1.1 Specification.			
8	MaxPower	Byte	??h	Maximum power consumption of the USB device from the bus in this specific configuration when the device is fully operational. Expressed in 2mA units (i.e. 50 = 100mA)			

# 6.4.2.3 Interface Descriptor

The device shall support at least one interface, known herein as the Bulk-Only Data Interface. The Bulk-Only Data Interface uses three endpoints.

Composite mass storage devices *may* support additional interfaces, to provide other features such as audio or video capabilities. This specification does not define such interfaces.

The interface *may* have multiple alternate settings. The host shall examine each of the alternate settings to look for the *bInterfaceProtoco* (50h) *l* and *bInterfaceSubClass* (06h) it supports optimally. (Table 6-23)

Offset	Field	Size	Value	Description
0	bLength	Byte	09h	Size of this descriptor in bytes.
1	bDescriptorType	Byte	04h	INTERFACE Descriptor Type.
2	bInterfaceNumber	Byte	0?h	Number of interface. Zero-based value identifying the index in the array of concurrent interfaces supported by this configuration.
3	bAlternateSetting	Byte	??h	Value used to select alternate setting for the interface identified in the prior field.
4	bNumEndpoints	Byte	??h	Number of endpoints used by this interface (excluding endpoint zero). This value shall be at least 2.
5	bInterfaceClass	Byte	08h	MASS STORAGE Class.
б	bInterfaceSubClass	Byte	0?h	Subclass code (assigned by the USB-IF). Indicates which industry standard command block definition to use. Does not specify a type of storage device such as a floppy disk or CD-ROM drive. (See USB Mass Storage Overview Specification)
7	bInterfaceProtocol	Byte	50h	BULK-ONLY TRANSPORT. (See USB Mass Storage Overview Specification)
8	iInterface	Byte	??h	Index to string descriptor describing this interface.

Table 6-23: Bulk Only Data Interface Descriptor

# 6.4.2.4 Endpoint Descriptor

The device shall support at least three endpoints: Control, Bulk-In and Bulk-Out. Each USB device defines a Control endpoint (Endpoint 0). This is the default endpoint and does not require a descriptor.

## Bulk-In Endpoint

The Bulk-In endpoint is used for transferring data and status from the device to the host. (Table 6-24)

Table 6-24: Bulk-In Endpoint Descriptor

Offset	Field	Size	Value	Description
0	bLength	Byte	07h	Size of this descriptor in bytes.
1	bDescriptorType	Byte	05h	ENDPOINT Descriptor Type.
2	bEndpointAddress	Byte	8?h	The address of this endpoint on the USB device. The address is
				encoded as follows.
				Bit Description
				30 The endpoint number
				<ol><li>64 Reserved, set to 0</li></ol>
				7 1 = In
3	bmAttributes	Byte	02h	This is a Bulk endpoint.
4	wMaxPacketSize	Word	00??h	Maximum packet size. Shall be 8, 16, 32 or 64 bytes (08h,
				10h, 20h, 40h).
6	bInterval	Byte	00h	Does not apply to Bulk endpoints.

## Bulk-Out Endpoint

The Bulk-Out endpoint is used for transferring command and data from the host to the device. (Table 6-25)

 Table 6-25: Bulk-Out Endpoint Descriptor


Offset	Field	Size	Value	Description
0	bLength	Byte	07h	Size of this descriptor in bytes.
1	bDescriptorType	Byte	05h	ENDPOINT descriptor type.
2	bEndpointAddress	Byte	0?h	The address of this endpoint on the USB device. This address is
				encoded as follows:
				Bit Description
				30 Endpoint number
				<ol><li>64 Reserved, set to 0</li></ol>
				7 0 = Out
3	bmAttributes	Byte	02h	This is a Bulk endpoint.
4	wMaxPacketSize	Word	00??h	Maximum packet size. Shall be 8, 16, 32 or 64 bytes (08h,
				10h, 20h, or 40h).
б	bInterval	Byte	00h	Does not apply to Bulk endpoints.


# 6.4.3 Protocol (Command/Data/Status)


Figure 6-35 - Command/Data/Status Flow shows the flow for Command Transport, Data-In, Data-Out and Status Transport.

The following sections define Command and Status Transport.

Figure 6-36 - Status Transport Flow shows a detailed diagram of Status Transport. The following sections outline the various conditions for host/device communication, possible errors, and recovery procedures.









## 6.4.3.1 Command Block Wrapper (CBW)

The CBW (Table 6-26) shall start on a packet boundary and shall end as a short packet with exactly 31 (1Fh) bytes transferred. Fields appear aligned to byte offsets equal to a multiple of their byte size. All subsequent data and the CSW shall start at a new packet boundary. All CBW transfers shall be ordered with the LSB (byte 0) first (little endian). Refer to the *USB Specification* Terms and Abbreviations for clarification.

#### Table 6-26: Command Block Wrapper

bit Byte	7	б	5	4	3	2	1	0			
0-3		dCBWSignature									
4-7		dCBWTag									
8-11 (08h-0Bh)		dCBWDataTransferLength									
12 (0Ch)		bmCBWFlags									
13 (0Dh)		Reserved (0) bCBWLUN									
14 (0Eh)	I	Reserved (0) bCBWCBLength									
15-30 (0Fh-1Eh)		CBWCB									

#### dCBWSignature:

Signature that helps identify this data packet as a CBW. The signature field shall contain the value 43425355h (little endian), indicating a CBW.

#### dCBWTag:

A Command Block Tag sent by the host. The device shall echo the contents of this field back to the host in the dCSWTag field of the associated CSW. The dCSWTag positively associates a CSW with the corresponding CBW.

#### dCBWDataTransferLength:

The number of bytes of data that the host expects to transfer on the Bulk-In or Bulk-Out endpoint (as indicated by the *Direction* bit) during the execution of this command. If this field is zero, the device and the host shall transfer no data between the CBW and the associated CSW, and the device shall ignore the value of the *Direction* bit in *bmCBWFlags*.

#### **bmCBWFlags:**

The bits of this field are defined as follows:

Bit 7 *Direction* - the device shall ignore this bit if the *dCBWDataTransferLength* field is zero, otherwise: 0 = Data-Out from host to the device,

1 = Data-In from the device to the host.

Bit 6 Obsolete. The host shall set this bit to zero.

Bits 5..0 Reserved - the host shall set these bits to zero.

#### **bCBWLUN:**

The device Logical Unit Number (LUN) to which the command block is being sent. For devices that support multiple LUNs, the host shall place into this field the LUN to which this command block is addressed. Otherwise, the host shall set this field to zero.

#### **bCBWCBLength:**

The valid length of the *CBWCB* in bytes. This defines the valid length of the command block. The only legal values are 1 through 16 (01h through 10h). All other values are reserved.

#### **CBWCB:**

The command block to be executed by the device. The device shall interpret the first *bCBWCBLength* bytes in this field as a command block as defined by the command set identified by *bInterfaceSubClass*.

If the command set supported by the device uses command blocks of fewer than 16 (10h) bytes in length, the significant bytes shall be transferred first, beginning with the byte at offset 15 (Fh). The device shall ignore the content of the *CBWCB* field past the byte at offset (15 + bCBWCBLength - 1).

## 6.4.3.2 Command Status Wrapper (CSW)

The CSW (Table 6-27) shall start on a packet boundary and shall end as a short packet with exactly 13 (0Dh) bytes

transferred. Fields appear aligned to byte offsets equal to a multiple of their byte size. All CSW transfers shall be ordered with the LSB (byte 0) first (little endian). Refer to the *USB Specification* Terms and Abbreviations for clarification.

bit Byte	7	б	5	4	3	2	1	0		
0-3		dCSWSignature								
4-7		dCSWTag								
8-11 (8-Bh)		dCSWDataResidue								
12 (Ch)		bCSWStatus								

 Table 6-27: Command Status Wrapper

#### dCSWSignature:

Signature that helps identify this data packet as a CSW. The signature field shall contain the value 53425355h (little endian), indicating CSW.

#### dCSWTag:

The device shall set this field to the value received in the *dCBWTag* of the associated CBW.

#### dCSWDataResidue:

For Data-Out the device shall report in the *dCSWDataResidue* the difference between the amount of data expected as stated in the *dCBWDataTransferLength*, and the actual amount of data processed by the device. For Data-In the device shall report in the *dCSWDataResidue* the difference between the amount of data expected as stated in the *dCBWDataTransferLength* and the actual amount of relevant data sent by the device. The *dCSWDataResidue* shall not exceed the value sent in the *dCBWDataTransferLength*.

#### **bCSWStatus:**

*bCSWStatus* indicates the success or failure of the command. The device shall set this byte to zero if the command completed successfully. A non-zero value shall indicate a failure during command execution according to the following table: (Table 6-28)

Value	Description
00h	Command Passed ("good status")
01h	Command Failed
02h	Phase Error
03h and 04h	Reserved (Obsolete)
05h to FFh	Reserved

 Table 6-28: Command Block Status Values

## 6.4.3.3 Data Transfer Conditions

This section describes how the host and device remain synchronized. The host indicates the expected transfer in the CBW using the *Direction* bit and the *dCBWDataTransferLength* field. The device then determines the actual direction and data transfer length. The device responds as defined in 6 - Host/Device Data Transfers by transferring data, STALLing endpoints when specified, and returning the appropriate CSW.

## 6.4.3.3.1 Command Transport

The host shall send each CBW, which contains a command block, to the device via the Bulk-Out endpoint. The CBW shall start on a packet boundary and end as a short packet with exactly 31 (1Fh) bytes transferred. The device shall indicate a successful transport of a CBW by accepting (ACKing) the CBW. If the CBW is not valid - CBW Not Valid. If the host detects a STALL of the Bulk-Out endpoint during command transport, the host shall respond with a Reset Recovery.

## 6.4.3.3.2 Data Transport

All data transport shall begin on a packet boundary. The host shall attempt to transfer the exact number of bytes to or from the device as specified by the *dCBWDataTransferLength* and the *Direction* bit. The device shall respond as specified in 6 - Host/Device Data Transfers.

To report an error before data transport completes and to maximize data integrity, the device *may* terminate the command by STALLing the endpoint in use (the Bulk-In endpoint during data in, the Bulk-Out endpoint during data out).

## 6.4.3.3.3 Status Transport

The device shall send each CSW to the host via the Bulk-In endpoint. The CSW shall start on a packet boundary and end as a short packet with exactly 13 (Dh) bytes transferred. Figure 6-36 - Status Transport Flow defines the algorithm the host shall use for any CSW transfer.

The CSW indicates to the host the status of the execution of the command block from the corresponding CBW.

The *dCSWDataResidue* field indicates how much of the data transferred is to be considered processed or relevant. The host shall ignore any data received beyond that which is relevant.

## 6.4.3.3.4 Phase Error

The host shall perform a Reset Recovery when Phase Error status is returned in the CSW.

## 6.4.3.3.5 Reset Recovery

For Reset Recovery the host shall issue in the following order::

- (a) a Bulk-Only Mass Storage Reset
- (b) a *Clear Feature HALT* to the Bulk-In endpoint
- (c) a Clear Feature HALT to the Bulk-Out endpoint

# 6.4.4 Host/Device Data Transfers

## 6.4.4.1 Overview

A Bulk-Only Protocol transaction begins with the host sending a CBW to the device and attempting to make the appropriate data transfer (In, Out or none). The device receives the CBW, checks and interprets it, attempts to satisfy the host's request, and returns status via a CSW. This section describes in more detail this interaction between the host and the device during normal and abnormal Bulk-Only Protocol transactions.

# 6.4.4.2 Valid and Meaningful CBW

The host communicates its intent to the device through the CBW. The device performs two verifications on every CBW received. First, the device verifies that what was received is a valid CBW. Next, the device determines if the data within the CBW is meaningful.

The device shall not use the contents of the dCBWTag in any way other than to copy its value to the dCSWTag of the corresponding CSW.

### Valid CBW

The device shall consider the CBW valid when:

• The CBW was received after the device had sent a CSW or after a reset,

- the CBW is 31 (1Fh) bytes in length,
- and the *dCBWSignature* is equal to 43425355h.

#### Meaningful CBW

The device shall consider the contents of a valid CBW meaningful when:

- no reserved bits are set,
- the bCBWLUN contains a valid LUN supported by the device,

• and both *bCBWCBLength* and the content of the *CBWCB* are in accordance with *bInterfaceSubClass*.

## 6.4.4.3 Valid and Meaningful CSW

The device generally communicates the results of its attempt to satisfy the host's request through the CSW. The host performs two verifications on every CSW received. First, the host verifies that what was received is a valid CSW Next, the host determines if the data within the CSW is meaningful.

#### Valid CSW

- The host shall consider the CSW valid when:
- the CSW is 13 (Dh) bytes in length,
- and the *dCSWSignature* is equal to 53425355h,
- the *dCSWTag* matches the *dCBWTag* from the corresponding CBW.

### Meaningful CSW

The host shall consider the contents of the CSW meaningful when: either the *bCSWStatus* value is 00h or 01h and the *dCSWDataResidue* is less than or equal to *dCBWDataTransferLength*.. or the *bCSWStatus* value is 02h.

## 6.4.4.4 Device Error Handling

The device may not be able to fully satisfy the host's request. At the point when the device discovers that it cannot fully satisfy the request, there may be a Data-In or Data-Out transfer in progress on the bus, and the host may have other pending requests. The device *may* cause the host to terminate such transfers by STALLing the appropriate pipe.

The response of a device to a CBW that is not meaningful is not specified.

Please note that whether or not a STALL handshake actually appears on the bus depends on whether or not there is a transfer in progress at the point in time when the device is ready to STALL the pipe.

## 6.4.4.5 Host Error Handling

If the host receives a CSW which is not valid, then the host shall perform a Reset Recovery. If the host receives a CSW which is not meaningful, then the host *may* perform a Reset Recovery.

## 6.4.4.6 Error Classes

In every transaction between the host and the device, there are four possible classes of errors. These classes are not always independent of each other and may occur at any time during the transaction.

## 6.4.4.6.1 CBW Not Valid

If the CBW is not valid, the device shall STALL the Bulk-In pipe. Also, the device shall either STALL the Bulk-Out pipe, or the device shall accept and discard any Bulk-Out data. The device shall maintain this state until a Reset Recovery.

## 6.4.4.6.2 Internal Device Error

The device may detect an internal error for which it has no reliable means of recovery other than a reset. The device shall respond to such conditions by:

either STALLing any data transfer in progress and returning a Phase Error status (bCSWStatus = 02h). or STALLing all further requests on the Bulk-In and the Bulk-Out pipes until a Reset Recovery.

## 6.4.4.6.3 Host/Device Disagreements

After recognizing that a CBW is valid and meaningful, and in the absence of internal errors, the device may detect a condition where it cannot meet the host's expectation for data transfer, as indicated by the *Direction* bit of the *bmCBWFlags* field and the *dCBWDataTransferLength* field of the CBW. In some of these cases, the device may require a reset to recover. In these cases, the device shall return Phase Error status (*bCSWStatus* = 02h).

# 6.4.4.6.4 Command Failure

After recognizing that a CBW is valid and meaningful, the device may still fail in its attempt to satisfy the command. The device shall report this condition by returning a Command Failed status (bCSWStatus = 01h).

## 6.5 UFI Command Set

N2 Product doesn't Support full of UFI Command. Support Command will explain in this chapter.


# 6.5.1 Overview

A UFI Device is a removable-media mass storage subsystem, which connects to a Host computer via its Universal Serial Bus (USB) port. The Host and UFI Device communicate by exchanging Command Blocks, data, and status information as defined by this specification.

# 6.5.1.1 Host/UFI Device Conceptual View

A conceptual view of the Host and UFI Device is shown in Figure 6-37. The UFI device is represented by a USB Floppy Disk Unit (USB FDU). The UFI device driver software running on the Host controls the UFI device by sending it UFI command blocks defined by this specification. The UFI Function in the device processes these command blocks as specified herein.

All exchanges of command block, data, and status information are carried out by the transfer of packets over the USB. This exchange is managed by the USB Driver on the Host, and the USB Logical Device process in the USB-FDU.



Note:

indicates software handling UFI commands

Figure 6-38: Host/UFI Device Conceptual View

# 6.5.1.2 UFI Command Set Overview

UFI commands (Table 6-29) are packets or command data blocks issued by the host to the UFI device. Each command block is 12-bytes in length. The format of each command block is based on *SFF-8070i* and *SCSI-2*. Some command blocks require extra parameters or CPU data. These are sent to the UFI device on the host bulk out endpoint, as defined by the transport specification.

Some command blocks request data be sent from the UFI device to the host. This data is sent on the host bulk in endpoint, as defined by the transport specification.

Command	Description	OP Code
Format Unit	Format unformatted media.	04h
Inquiry	Get device information.	<mark>12h</mark>
Start / Stop	Request a removable-media device to load or unload its media.	1Bh
Mode Select	Allow the host to set parameters in a peripheral. <b>Mode Sense</b> should be issued prior to a <b>Mode</b> <b>Select</b> .	55h
Mode Sense	Report parameters to the host. Backward compatibility of floppy drives requires support for the <b>Mode Sense</b> command, <b>Flexible Disk</b> page.	5Ah
Prevent/ Allow Medium Removal	Prevent or allow the removal of media from a removable media device.	1Eh
Read (10)	Transfer binary data from the media to the host.	<mark>28h</mark>
Read (12)	Transfer binary data from the media to the host.	A8h
Read Capacity	Report current media capacity.	<mark>25h</mark>
Read Format Capacity	Report current media capacity and formattable capacities supported by media.	<mark>23h</mark>
Request Sense	Transfer status sense data to the host.	03h
Rezero Unit	Position a head of the drive to zero track .	01h
Seek (10)	Seek the device to a specified address.	2Bh
Send Diagnostic	Perform a hard reset and execute diagnostics.	1Dh
Test Unit Ready	Request the device to report if it is ready.	00h
Verify	Verify data on the media.	2Fh
Write (10)	Transfer binary data from the host to the media.	2Ah
Write (12)	Transfer binary data from the host to the media.	AAh
Write and Verify	Transfer binary data from the host to the media and verify data.	2Eh

Table	6-29:	UFI	Commands	Set
	· ·	· · ·	001111111111	~ • •

Note: Yellow Color Command (N2 Support)

## 6.5.2 INQUIRY Command (12h)

The INQUIRY command (Table 6-30) requests that information regarding parameters of the UFI device itself be sent to the host. It is used by a driver on the host to ask the configuration of the UFI device, typically after power-on or hardware reset.

Bit	7	6	5	4	3	2	1	0				
Byte												
0		Operation Code (12h)										
1	Logi	Logical Unit Number Reserved EVPD										
		(0)										
2		Page Code										
3		Reserved										
4		Allocation Length										
5				Rese	erved							
6				Rese	erved							
7				Rese	erved							
8				Rese	erved							
9		Reserved										
10		Reserved										
11				Rese	erved							

#### Table 6-30: INQUIRY Command

The EVPD (Enable Vital Product Data) is set to zero.

The Logical Unit Number field specifies the logical unit (0-7) for which Inquiry data should be returned. The Page Code field specifies which page of vital product data information the UFI device shall return to the Host Computer. The UFI device supports only Page Code zero (00h), Standard Inquiry Data.

Allocation Length specifies the maximum number of bytes of inquiry data to be returned. A value of zero will not cause an error.

The UFI device shall always return the Inquiry Data, up to the number of bytes requested. The UFI device does not use the INQUIRY command to report the media status, such as media change or drive not ready. The Inquiry command shall not effect the drive unit condition or media status.

#### **Standard Out INOUIRY Data**

The UFI device shall return a standard INQUIRY data, containing 36 required bytes, on the Bulk In endpoint.

#### **Table 6-31: INQUIRY Data Format**

Bit	7	6	5	4	3	2	1	0		
Byte										
0		Reserved Peripheral Device Type								
1	RMB	RMB Reserved								
2	ISO V	ISO Version ECMA Version ANSI Version (00h)								
3		Reserved Response Data Format								
4		Additional Length (31)								
5		Reserved								
7										
8				Vendor In	formation					
15										
16				Product Id	entification					
31										
32		Product Revision Level								
35				n.	nn					
Peripheral I	Device Type	• identifies t	he device cr	irrently conr	ected to the	requested la	ogical unit			

identifies the device currently connected to the requested logical unit.

00h Direct-access device (floppy)

1Fh none (no FDD connected to the requested logical unit)

**RMB:** Removable Media Bit: this shall be set to one to indicate removable media. **ISO/ECMA:** These fields shall be zero for the UFI device.

ANSI Version: must contain a zero to comply with this version of the Specification.

Response Data Format: a value of 01h shall be used for UFI device

The **Additional Length** field shall specify the length in bytes of the parameters. If the Allocation Length of the Command Packet is too small to transfer all of the parameters, the Additional Length *shall not* be adjusted to reflect the truncation. The UFI device shall set this field to 1Fh.

The **Vendor Identification** field contains 8 bytes of ASCII data identifying the vendor of the product. The data shall be left aligned within this field.

The **Product Identification** field contains 16 bytes of ASCII data as defined by the vendor. The data shall be left-aligned within this field.

The **Product Revision** Level field contains 4 bytes of ASCII data as defined by the vendor. The data shall be left-aligned within this field. For a UFI device, this field indicates the firmware revision number.

## 6.5.3 READ (10) Command (28h)

The READ (10) command (Table 6-32) requests that the UFI device transfer data to the host. The most recent data value written in the addressed logical block shall be returned.

Bit	7	6	5	4	3	2	1	0			
Byte											
0		Operation Code (28h)									
1	Logi	Logical Unit Number DPO FUA Reserved RelAdr									
2	(MSB)			•							
3				Logical Blo	ck Address						
4											
5		(LSB)									
6				Rese	erved						
7				Transfer Le	ngth (MSB)	)					
8				Transfer Le	ength (LSB)						
9		Reserved									
10		Reserved									
11				Rese	erved						

Table 6-32: READ (10) Command

**DPO:** This bit should be set to zero. **FUA:** This bit should be set zero. **RelAdr:** This bit should be set to zero.

## 6.5.4 READ CAPACITY Command (25h)

The READ CAPACITIY command (Table 6-33) allows the host to request capacities of the currently installed medium.

### Table 6-33: READ CAPACITY Command

Bit	7	6	5	4	3	2	1	0				
Byte												
0		Operation Code (25h)										
1	Logi	cal Unit Nu	nber		Rese	erved		RelAdr				
2	(MSB)											
3				Logical Blo	ck Address							
4												
5								(LSB)				
6				Rese	erved							
7				Rese	erved							
8				Reserved				PMI				
9				Rese	erved							
10		Reserved										
11				Rese	erved							

**RelAdr:** This bit should be set to zero. **Logical Block Address** should be set to zero. **PMI:** This bit should be set to zero.

If the UFI device recognizes the formatted medium, the UFI device returns a **READ CAPACITY Data** (**Table 6-34**) to the host on the Bulk In endpoint. The UFI device sets the sense key to NO SENSE. if the command block Passed.

Table 6-34: READ CAPA	ACITY Dat	a
-----------------------	-----------	---

Bit	7	6	5	4	3	2	1	0
Byte								
0	(MSB)							
1			La	st Logical E	Block Addre	SS		
2								
3								(LSB)
4	(MSB)							
5				Block Leng	th In Bytes			
6								
7								(LSB)

The **Last Logical Block Address** field holds the last valid LBA for use with media access commands. The **Block Length In Bytes** field specifies the length in bytes of each logical block for the given capacity descriptor.

## 6.5.5 READ FORMAT CAPACITY Command (23h)

The READ FORMAT CAPACITIES command (Table 6-35) allows the host to request a list of the possible capacities that can be formatted on the currently installed medium. If no medium is currently installed, the UFI device shall return the maximum capacity that can be formatted by the device.

Bit	7	6	5	4	3	2	1	0			
Byte											
0				Operation	Code (23h)						
1	Logi	Logical Unit Number Reserved									
2				Rese	erved						
3		Reserved									
4		Reserved									
5		Reserved									
6				Rese	erved						
7			ŀ	Allocation Le	ength (MSE	3)					
8				Allocation L	ength (LSB	)					
9		Reserved									
10		Reserved									
11				Rese	erved						

#### Table 6-35: READ FORMAT CAPACITY Command

Allocation Length: specifies the maximum number of bytes of format data the Host can receive. If this is less than the size of capacity data, the UFI device returns only the number of bytes requested. However, the UFI device *shall not* adjust the Capacity List Length in the format data to reflect truncation.

# 6.5.5.1 Capacity List

Upon receipt of this command block, the UFI device returns a Capacity List (Table 6-36) to the host on the Bulk In endpoint.

- No media in FDU: Capacity List Header + Maximum Capacity Header

- Media in FDU: Capacity List Header + Current Capacity Header + Formattable Capacity Descriptors

#### Table 6-36: Capacity List

Bit Byte	7	6	5	4	3	2	1	0				
		Capacity List Header										
		Current/Maximum Capacity Header										
		Formattable Capacity Descriptor(s) (if any)										
0		Formattable Capacity Descriptor 0										
7												
0		Formattable Capacity Descriptor x										
7												

The Capacity List Header (Table 6-37) gives the length of the descriptor data to follow.

### Table 6-37: Capacity List Header

Bit	7	6	5	4	3	2	1	0			
Byte											
0		Reserved									
1		Reserved									
2		Reserved									
3		Capacity List Length									

The **Capacity List Length** field specifies the length in bytes of the Capacity Descriptors that follow. Each Capacity Descriptor is eight bytes in length, making the Capacity List Length equal to eight times the number of descriptors.

The Current/Maximum Capacity Descriptor (Table 6-38) describes the current medium capacity if media is mounted in the UFI device and the format is known, else the maximum capacity that can be formatted by the UFI device if no media is mounted, or if the mounted media is unformatted, or if the format of the mounted media is unknown.

#### Table 6-38: Current/Maximum Capacity Descriptor

Bit	7	6	5	4	3	2	1	0			
Byte											
0	(MSB)										
1	7	Number of Blocks									
2	7										
3	7	(LSB)									
4			Rese	erved			Descript	tor Code			
5	(MSB)										
6	]	Block Length									
7					-			(LSB)			

The **Number of Blocks** field indicates the total number of addressable blocks for the descriptor's media type. The **Descriptor Code (Table 6-39)** field specifies the type of descriptor returned to the Host.

Descriptor	Descriptor Type			
Code				
01b	Unformatted Media - Maximum formattable capacity for this cartridge			
10b	Formatted Media - Current media capacity			
11b	No Cartridge in Drive - Maximum formattable capacity for any			
	cartridge			

### Table 6-39: Descriptor Code Definition

### Table 6-40: Formattable Capacity Descriptor

Bit	7	6	5	4	3	2	1	0		
Byte										
0	(MSB)									
1	Number of Blocks									
2										
3	7	(LSB)								
4	Reserved									
5	(MSB)									
6	Block Length									
7	(LSB)									

The **Number of Blocks** field indicates the maximum (or fixed) number of addressable blocks for the given capacity descriptor.

The Block Length specifies the length in bytes of each logical block for the given capacity descriptor.

## 6.5.6 WRITE (10) Command (2Ah)

The WRITE (10) command (Table 6-41) requests that the UFI device write the data transferred by the host to the medium.

### Table 6-41: WRITE (10) Command

Bit	7	6	5	4	3	2	1	0	
Byte									
0	Operation Code (2Ah)								
1	Logical Unit Number			DPO	FUA	Reserved		RelAdr	
2	(MSB)								
3	Logical Block Address								
4									
5	(LSB)								
6	Reserved								
7	Transfer Length (MSB)								
8	Transfer Length (LSB)								
9	Reserved								
10	Reserved								
11	Reserved								

**DPO:** This bit should be set to zero. **FUA:** This bit should be set to zero. **RelAdr:** This bit should be set to zero.

# CHAPTER 7 MAINTENANCE

## 7.1 General Information

The Samsung Spinpoint M8U hard disk drive achieves high reliability through their mechanical design and extensive use of microelectronics. Their design allows fast, easy sub-assembly replacement without adjustments, greatly reducing the amount of downtime required for unscheduled repairs.

## 7.2 Maintenance Precautions

When servicing a drive, the service technician should observe the following precautions to avoid damage to the drive or personal injury.

- (1) Do not attempt to open the sealed compartment of the Spinpoint M8U hard disk drive, as this will void the warranty and contaminate the media.
- (2) Do not lift the Spinpoint M8U hard disk drive by the PCB.
- (3) Please handle HDD by side surfaces Please see the Fig. 9-1
- (4) Avoid static discharge when handling the Spinpoint M8U hard disk drive.
- (5) Do not touch cover and the components on the PCB. Please see the Fig. 9-2
- (6) Do not stack the HDDs in column Please see the Fig. 9-3
- (7) Avoid harsh shocks or vibration to the drive at all times. Please see the Fig. 9-4
- (8) Observe the environmental limits specified for this product, as listed in section 3.6.
- (9) If it becomes necessary to move your computer system, turn off the power to automatically park the heads. Parking the heads moves the heads to a safe, non-data landing zone and locks the heads in place. This helps prevent the media and the heads from accidental damage due to vibration, moving or shipping. Do not move the drive for 20 seconds after removing DC power to ensure that the actuator is completely locked.

Back up your data regularly. Samsung assumes no responsibility for loss of data. For information about back- up and restore procedures, consult your DOS manual. There are also a number of utility programs available that you can use to back up your data.



Fig. 7-1: HDD handling guide Please handle HDD by side surfaces!




Fig. 7-2: HDD handling guide Do not Touch Cover and PCB!



Fig. 7-3: HDD handling guide Do Not Stack!




Fig. 7-4: HDD handling guide - Prevent Shocks!

# 7.3 Service and Repair

To determine the warranty for a specific drive, use a web browser to access the following web page <u>http://www.seagate.com/support/warranty-and-returns</u>

From this page, click on the "Verify Your Warranty" link. You will be asked to provide the drive serial number, model number (or part number) and country of purchase. The system will display the warranty information for your drive.

Free Manuals Download Website <u>http://myh66.com</u> <u>http://usermanuals.us</u> <u>http://www.somanuals.com</u> <u>http://www.4manuals.cc</u> <u>http://www.4manuals.cc</u> <u>http://www.4manuals.cc</u> <u>http://www.4manuals.com</u> <u>http://www.404manual.com</u> <u>http://www.luxmanual.com</u> <u>http://aubethermostatmanual.com</u> Golf course search by state

http://golfingnear.com Email search by domain

http://emailbydomain.com Auto manuals search

http://auto.somanuals.com TV manuals search

http://tv.somanuals.com