

Personal Systems Reference PC Processors

February 2004 - Version 272



Intel® Celeron® for value desktop systems				
Code name Micro-architecture MMX™/Streaming SIMD SSE2	Willamette IA-32 / NetBurst™ (CISC/RISC/micro-ops) / 20 stage pipeline (Hyper-pipelined technology) MMX™ (57 new instructions) / Streaming SIMD Extensions (70 new instructions) Streaming SIMD Extensions 2 (144 new instructions)			
L1 cache - bus L1 data cache L1 instruction cache	256-bit data path / full speed 8KB data cache / 4-way set associative / write-through / 64 byte cache line / integrated Size not published / holds 12,000 micro-ops / 8-way set associative / integrated / called Execution Trace Cache; caches decoded x86 instructions (micro-ops)			
L2 cache - size L2 cache - data path	128KB / full speed (Advanced Transfer Cache) 256-bit data path (32 bytes) / transfers on each bus clock / 128 byte cache line size (usually divided into two 64 byte sectors) / 8-way set associative / integrated / unified (internal die; on die) / ECC			
Frontside bus Memory addressability Frontside bus - width	400MHz (transfers data four times per clock) / address bus transfers at two times per clock / 64 byte cache line size 64GB memory addressability / 36-bit addressing / address bus is double clocked at 200MHz 64-bit data path			
Execution units Out-of-order instructions Branch prediction Speculative execution Math coprocessor	2 integer units; 1 floating point units; 1 load unit; 1 store unit Two integer units (or Arithmetic Logic Units) run at two times core frequency (Rapid Execution Engine) Yes Dynamic (based on history) / 4KB Branch Target Buffer Yes (Advanced Dynamic Execution) Pipelined floating point unit / handles 128-bit floating point registers			
Compatibility Cache line size Multiple processors	Compatible with IA-32 software 128 bytes (32 bytes x 4 chunks); burst mode bus of addr-data-data No SMP support			
Technology (micron) Transistors Package and connector	0.18u ~42 million with die size of 217 square millimeters Flip-Chip Pin Grid Array-2 (FC-PGA2) requires 478-pin surface mount Zero Insertion Force (ZIF) socket named mPGA478B socket; used with SDRAM-based chipset (such as 845 chipset)			
Frequency (MHz) and available date	1.7GHz available May 2002 1.8GHz available June 2002			
Chipset support	Intel 845 family			

Intel® Celeron® for value	desktop (and mobile) systems
Code name Micro-architecture MMX™/Streaming SIMD SSE2	Celeron Northwood IA-32 / NetBurst™ (CISC/RISC/micro-ops) / 20 stage pipeline (Hyper-pipelined technology) MMX™ (57 new instructions) / Streaming SIMD Extensions (70 new instructions) Streaming SIMD Extensions 2 (144 new instructions)
L1 cache - bus L1 data cache L1 instruction cache	256-bit data path / full speed 8KB data cache / 4-way set associative / write-through / 64 byte cache line / integrated Size not published / holds 12,000 micro-ops / 8-way set associative / integrated / called Execution Trace Cache; caches decoded x86 instructions (micro-ops)
L2 cache - size L2 cache - data path	128KB / full speed (Advanced Transfer Cache) 256-bit data path (32 bytes) / transfers on each bus clock / 128 byte cache line size (usually divided into two 64 byte sectors) / 8-way set associative / integrated / unified (internal die; on die) / ECC
Frontside bus Memory addressability Frontside bus - width	400MHz (transfers data four times per clock) / address bus transfers at two times per clock / 64 byte cache line size 64GB memory addressability / 36-bit addressing / address bus is double clocked at 200MHz 64-bit data path
Execution units Out-of-order instructions Branch prediction Speculative execution Math coprocessor	2 integer units; 1 floating point units; 1 load unit; 1 store unit Two integer units (or Arithmetic Logic Units) run at two times core frequency (Rapid Execution Engine) Yes Dynamic (based on history) / 4KB Branch Target Buffer Yes (Advanced Dynamic Execution) Pipelined floating point unit / handles 128-bit floating point registers
Compatibility Cache line size Multiple processors	Compatible with IA-32 software 128 bytes (32 bytes x 4 chunks); burst mode bus of addr-data-data No SMP support
Technology (micron) Package and connector	0.13u Flip-Chip Pin Grid Array-2 (FC-PGA2) requires 478-pin surface mount Zero Insertion Force (ZIF) socket named mPGA478B socket; used with SDRAM-based chipset (such as 845 chipset)
Frequency (MHz) and available date	2.0GHz available September 2002 2.1GHz available November 2002 2.2GHz available November 2002 2.2GHz available June 2003 for mobile systems 2.3GHz available March 2003 2.3GHz available June 2003 for mobile systems 2.4GHz available June 2003 for mobile systems 2.4GHz available March 2003 2.4GHz available June 2003 for mobile systems 2.5GHz available June 2003 for both desktop and mobile systems (transportable processors) 2.6GHz available June 2003 for both desktop and mobile systems (transportable processors) 2.7GHz available September 2003 for both desktop and mobile systems (transportable processors) 2.8GHz available November 2003 for both desktop and mobile systems (transportable processors)
Chipset support	Intel 845 and 865 desktop family and others Intel 852GM, 852GME, 852PM mobile chipset

Mobile Intel® Celeron® P	rocessor	
Vendor Positioning Instruction architecture MMX™ / Streaming SIMD	Intel® Value mobile PC IA-32 / P6 microarchitecture / CISC/RISC/micro-ops MMX (57 new instructions) / Streaming SIMD Extensions (70 new instructions)	Same Same Same MMX (57 new instructions) / Streaming SIMD Extensions (70 new instructions)
L1 cache - size L1 cache - write policy L1 cache - organization L1 cache - bus L1 cache - parity	16KB data; 16KB instruction Write-back or thru (data); write-thru (instruction) 4-way set associative 64-bit / full speed / non-blocking Parity in cache and internal registers	Same Same Same Same Same Same
L2 cache - size L2 cache - data path L2 cache - buffering L2 cache - organization	128KB / full speed 64-bit data path / ECC 8-way set associative / non-blocking	256KB / full speed (Advanced Transfer Cache) 256-bit data path / quad-wide cache line / ECC Intelligent buffering of read and stores (called Advanced System Buffering with 4 writeback buffers, 6 fill buffers, 8 bus queue entries) / Data Prefetch Logic 8-way set associative
L2 cache - controller L2 cache - write policy L2 cache - type	Integrated / unified (internal die; on die) Write-through or write-back (programmable per line), uncacheable, write-protect	Integrated / unified (internal die; on die) Write-through or write-back (programmable per line), uncacheable, write-protect Non-blocking / pipelined burst synchronous
System bus - parity System bus - speed System bus - features Bus architecture	ECC on system bus; parity on address bus (frontside) 133MHz frontside bus Nonblocking cache hierarchy Independent backside and frontside buses operate concurrently / Dual Independent Bus Architecture	Same 100MHz or 133MHz frontside bus Same Same Same Same
Execution units Pipeline stages Supscal dispatch/execute Superscalar issue Superscalar retire Out-of-order instructions Branch prediction Speculative execution Math coprocessor	2 integer/MMX units; 1 floating pt unit; 1 load unit; 1 store unit Decoupled, 14 stage superpipelined 5 micro-ops per cycle (3 micro-ops is typical) 6 micro-ops per cycle (3 micro-ops is typical) 3 micro-ops per cycle Yes (called dynamic execution) Dynamic (based on history) / 512 entry BTB Yes Pipelined math coprocessor	Same Same Same Same Same Same Same Same
Internal processing External data bus External address bus User registers Cache line size Power management Multiple processors	32-bits (300 bit internal bus width) / 32-bit word size 64-bit system bus with ECC 36-bits (64GB physical address space; 64TB virtual) 8 GPR, 8 FP, 40 more GPR via register renaming 32 bytes (8 bytes x 4 chunks) Quick Start and Deep Sleep No SMP support	Same Same Same Same Same Same Same Same
Technology (micron) CPU voltage	0.18u 1.7 volts Micro-Flip Chip Ball Grid Array (Micro-FCBGA)	0.13u 1.1 volts for Ultra Low Voltage processors 1.15 volts for Low Voltage processors 1.4 or 1.45 volts for others Micro-Flip Chip Ball Grid Array (Micro-FCBGA)
Package type Frequency (available)	Micro-Fip Chip Bail Ghid Array (Micro-FCPGA) 733MHz (October 2001) 800A MHz (October 2001) 866MHz (October 2001) 933MHz (October 2001)	Micro-Filip Chip Ball Grid Array (Micro-FCBGA) Micro-Flip Chip Pin Grid Array (Micro-FCPGA) 650/100MHz Ultra Low Voltage (January 2002) 650/100MHz Low Voltage (October 2001) 700MHz/100MHz Ultra Low Voltage (September 2002) 733MHz/133MHz Low Voltage (April 2002)
	The "A" is added to the "800A" in Micro-FCBGA and Micro-FCPGA to distinguish it from the Mobile Intel Celeron Processor 800MHz in Micro-BGA2 and Micro-PGA2 packages	733MHz/133MHz Ultra Low Voltage (September 2002) 800MHz/133MHz Ultra Low Voltage (January 2003) 866MHz/133MHz Low Voltage (January 2003) 1GHz/133MHz (April 2002) 1.06GHz/133MHz (January 2002) 1.13GHz/133MHz (January 2002) 1.2GHz/133MHz (January 2002) 1.33GHz/133MHz (June 2002)

Mobile Intel® Celeron® fo	or value mobile systems
Code name Micro-architecture MMX™/Streaming SIMD SSE2 Power mgmt technology	Northwood IA-32 / NetBurst™ (CISC/RISC/micro-ops) / 20 stage pipeline (Hyper-pipelined technology) MMX™ (57 new instructions) / Streaming SIMD Extensions (70 new instructions) Streaming SIMD Extensions 2 (144 new instructions) AutoHALT, Stop-Grant, Sleep, Deep Sleep
L1 cache - bus L1 data cache L1 instruction cache	256-bit data path / full speed 8KB data cache / 4-way set associative / write-through / 64 byte cache line / integrated Size not published / holds 12,000 micro-ops / 8-way set associative / integrated / called Execution Trace Cache; caches decoded x86 instructions (micro-ops)
L2 cache - size L2 cache - data path	256KB / full speed (Advanced Transfer Cache) 256-bit data path (32 bytes) / transfers on each bus clock / 128 byte cache line size (usually divided into two 64 byte sectors) / 8-way set associative / integrated / unified (internal die; on die) / ECC
System bus Memory addressability System bus - width	400MHz (transfers data four times per clock) / address bus transfers at two times per clock / 64 byte cache line size 64GB memory addressability / 36-bit addressing / address bus is double clocked at 200MHz 64-bit data path
Execution units Out-of-order instructions Branch prediction Speculative execution Math coprocessor	2 integer units; 1 floating point units; 1 load unit; 1 store unit Two integer units (or Arithmetic Logic Units) run at two times core frequency (Rapid Execution Engine) Yes Dynamic (based on history) / 4KB Branch Target Buffer Yes (Advanced Dynamic Execution) Pipelined floating point unit / handles 128-bit floating point registers
Compatibility Cache line size Multiple processors	Compatible with IA-32 software 128 bytes (32 bytes x 4 chunks); burst mode bus of addr-data-data No SMP support
Technology (micron) Voltage Package and connector	0.13u 1.3 volts Micro Flip-Chip Pin Grid Array (uFCPGA) requires 478-pin surface mount Zero Insertion Force (ZIF) socket
Frequency (MHz) and available date	1.26GHz available April 2003 1.4GHz available June 2002 1.5GHz available June 2002 1.6GHz available September 2002 1.7GHz available September 2002 1.8GHz available September 2002 2.0GHz available September 2002 2.0GHz available January 2003 2.2GHz available April 2003 2.4GHz available June 2003 2.5GHz available November 2003
Chipsetsupport	Intel 845MZ with DDR-SDRAM memory Intel 845MP with DDR-SDRAM memory Intel 852GM, 852GME, 852PM with DDR-SDRAM memory Other compatible chipsets

Intel® Celeron® M proces	Intel® Celeron® M processor for mobile systems				
Code name Messaging Micro-architecture MMX™/Streaming SIMD SSE2 Power mgmt technology	Banias Celeron or ICP-M Based on an architecture designed specifically for mobile computing, the Intel Celeron M processor delivers a balanced level of mobile processor technology and exceptional value in sleeker, lighter notebook designs IA-32 / micro-op fusion, dedicated stack manager, advanced branch prediction, power-optimized processor system bus MMX™ (57 new instructions) / Streaming SIMD Extensions (70 new instructions) Streaming SIMD Extensions 2 (144 new instructions) Auto Halt, Stop Grant, Deep Sleep, Deeper Sleep				
L1 cache - bus L1 data cache L1 instruction cache	256-bit data path / full speed 32KB data cache / integrated 32KB instruction cache / integrated				
L2 cache - size L2 cache - data path L3 cache	512KB / full speed (Advanced Transfer Cache) 256-bit data path (32 bytes) / 64 byte cache line size / 8-way None	256-bit data path (32 bytes) / 64 byte cache line size / 8-way set associative / integrated / unified (internal die; on die)			
System bus Memory addressability System bus - width	400MHz (transfers data four times per clock) / address bus transfers at two times per clock / 64 byte cache line size 64GB memory addressability / 36-bit addressing / address bus is double clocked at 200MHz 64-bit data path				
Execution units Out-of-order instructions Branch prediction Speculative execution Math coprocessor	2 integer units; 1 floating point units; 1 load unit; 1 store unit Yes (out-of-order instruction execution) Dynamic (based on history) Yes (Advanced Dynamic Execution) Pipelined floating point unit				
Compatibility Multiple processors	Compatible with IA-32 software No SMP support				
Technology (micron) Package and connector	0.13u Micro Flip-Chip Pin Grid Array (Micro-FCPGA) requires (mPGA479M socket) or Micro Flip-Chip Ball Grid Array (
	Voltage Thermal Design	Power Announce date			
Frequency (MHz/GHz) and available date	800MHz Ultra Low Voltage 1.004 volts 7 watts 1.2GHz 1.356 volts 24.5 watts 1.3GHz 1.356 volts 24.5 watts	January 2004 January 2004			
Chipset support	Intel 855 chipset family Intel 852GM Other compatible chipsets				

Intel® Pentium® III for desktop and entry-level workstations and servers

Code name Tualatin (pronounced "TWO-ala-tin")
Instruction architecture IA-32 / CISC/RISC/micro-ops

MMX™/Streaming SIMD MMX (57 new instructions) / Streaming SIMD Extensions (70 new instructions)

L1 cache - bus 64-bit / full speed

L1 cache - size/controller 16KB data; 16KB instruction / integrated / non-blocking L1 cache - write policy Write-back or thru (data); write-thru (instruction)

L1 cache - organization 4 way set associative (data); 2 way set associative (instruction)

L2 cache - size

L2 cache - data path
L2 cache - buffering

256 or 512KB / full speed (Advanced Transfer Cache)
256-bit data path / quad-wide cache line / ECC
Intelligent buffering of read and stores (called Advanced

System Buffering with 4 writeback buffers, 6 fill buffers, 8 bus queue entries)

L2 cache - organization 8-way set associative

L2 cache - controller Integrated / unified (internal die; on die)

L2 cache - write policy Write-through or write-back (programmable per line), uncacheable, write-protect

L2 cache - type Non-blocking / pipelined burst synchronous

Frontside bus - speed 133MHz

Memory addressability
System bus - width

64GB memory addressability
64-bit system bus with ECC

System bus - parity ECC on system bus; parity on address bus (frontside bus)

Execution units 2 integer/MMX units; 1 floating point unit; 1 load unit; 1 store unit

Supscal dispatch/execute 5 micro-ops per cycle (3 micro-ops is typical); Pipeline stages: decoupled, 14 stage superpipelined

Superscalar issue 6 micro-ops per cycle (3 micro-ops is typical)

Superscalar retire 3 micro-ops per cycle

Out-of-order instructions Yes (called dynamic execution)

Branch prediction Dynamic (based on history) / 512 entry BTB / typically

predicts 10 to 15 nested branches

Speculative execution Yes (typically 20 to 30 instructions beyond counter

with an average of 5 branches)

Math coprocessor Pipelined math coprocessor

Processor serial number None

Serial number Unique processor serial number

Bus architecture Independent backside and frontside buses operate concurrently / Dual Independent Bus Architecture (DIB)

Internal processing 32-bits (300 bit internal bus width)

User registers 8 GPR, 8 FP, 8 FPscalar and SIMD, 40 more GPR via register renaming Cache line size 32 bytes (8 bytes x 4 chunks); burst mode bus of addr-data-data-data

Power management System Management Mode (SMM)

Multiple processors Some support 2-way SMP with appropriate chipset support

Technology (micron) 0.13u

Package type Flip-Chip Pin Grid Array-2 (FC-PGA2)
Connector Requires Socket 370 (PGA370)

Frequency (MHz) 900 MHz Ultra Low Voltage (DP) 512KB L2 cache for entry-level workstations and servers (announced Jan 2003)

933 MHz Low Voltage with 512KB L2 cache for blade servers (announced September 2002)

1.0A GHz 256KB L2 cache for desktop, entry-level workstations and servers (announced August 2001)
 1.0 GHz Low Voltage (DP) 512KB L2 cache for entry-level workstations and servers (announced January 2003)
 1.13A GHz 256KB L2 cache for desktop, entry-level workstations and servers (announced August 2001)

L2 cache bus also called Backside Bus

Memory or system bus also called Frontside Bus

1.13 GHz-S 512KB L2 cache for servers (announced June 2001)

1.20 GHz 256KB L2 cache for desktop, entry-level workstations and servers (announce August 2001)

1.26 GHz-S 512KB L2 cache for servers (announced August 2001)

1.4 GHz-S 512KB L2 cache for <u>servers and blade servers</u> (announced January 2002)

Chipset support Intel 815x, 820x, 840 and others ServerWorks® HE-SL and others

Server blade support Pentium III at 933MHz and 1.4GHz supported in "Performance Server Blades"

Mobile Intel® Pentium® III	Processor-M for mobile syst	tems (and s	server blade systems)		
Code name Instruction architecture MMX [™] / Streaming SIMD Technology	Tualatin (pronounced "TWO-ala-tin") IA-32 / CISC/RISC/micro-ops				
L1 cache - bus L1 cache - size/controller L1 cache - write policy L1 cache - organization	64-bit / full speed 16KB data; 16KB instruction / integrated / non-blocking Write-back or thru (data); write-thru (instruction) 4 way set associative (data); 2 way set associative (instruction) L2 cache bus also called Backside Bus Memory or system bus also called Frontside Bus				
L2 cache - size L2 cache - data path L2 cache - buffering L2 cache - organization	512KB / full speed (Advance 256-bit data path / quad-wid Intelligent buffering of read ar 8 bus queue entries) / Data Po 8-way set associative / non-bl	l e cache lin nd stores (ca refetch Logi	ne / ECC Alled Advanced System Buff c		ouffers, 6 fill buffers,
L2 cache - write policy Frontside bus - speed Memory addressability System bus - width System bus - parity	Write-through or write-back (p 133MHz (some at 100MHz) 64GB memory addressability 64-bit system bus with ECC ECC on system bus; parity or			rite-protect	
Execution units Supscal dispatch/execute Superscalar issue/retire Out-of-order instructions Branch prediction Speculative execution Math coprocessor	2 integer/MMX units; 1 floating point unit; 1 load unit; 1 store unit				
Serial number Bus architecture Internal processing User registers Cache line size Power management Multiple processors	Unique processor serial number Independent backside and frontside buses operate concurrently / Dual Independent Bus Architecture (DIB) 32-bits (300 bit internal bus width) 8 GPR, 8 FP, 8 FPscalar and SIMD, 40 more GPR via register renaming 32 bytes (8 bytes x 4 chunks); burst mode bus of addr-data-data-data Quick Start, Deep Sleep, Deeper Sleep No SMP support (2-way SMP for 800MHz Low Voltage for server blade systems with ServerWorks® ServerSet III LE)				
Technology (micron) Package type	0.13u (130-nanometer) Micro-FCPGA (Flip-Chip Pin Grid Array) for socketable boards Micro-FCBGA (Flip-Chip Ball Grid Array) for surface mount boards				
Frequency (MHz)	700MHz Ultra Low Voltage* 733MHz Low Voltage 750MHz Ultra Low Voltage 750MHz Low Voltage 800A MHz Low Voltage 800MHz Low Voltage* 800MHz Ultra Low Voltage* 800MHz Ultra Low Voltage* 850MHz Low Voltage 850MHz Low Voltage 866MHz Low Voltage 866MHz Low Voltage 900MHz Ultra Low Voltage 900MHz Ultra Low Voltage 933MHz Ultra Low Voltage 933MHz Ultra Low Voltage 933MHz Low Voltage 933MHz Low Voltage 10Hz 1GHz 1GHz 1GHz Low Voltage 1.26GHz 1.26GHz 1.33GHz	133MHz 100MHz 100MHz 100MHz 133MHz 100MHz 133MHz 133MHz 133MHz 133MHz 133MHz	Maximum Performance Mode 700MHz at 1.1V 733MHz at 1.15V 750MHz at 1.15V 800MHz at 1.15V 850MHz at 1.15V 850MHz at 1.15V 866MHz at 1.15V 866MHz at 1.1V 900MHz at 1.1V 900MHz at 1.1V 933MHz at 1.1V 933MHz at 1.1V 933MHz at 1.1V 933MHz at 1.15V 106GHz at 1.40V 113GHz at 1.40V 1.2GHz at 1.40V 1.2GHz at 1.40V 1.2GHz at 1.40V 1.2GHz at 1.40V	Battery Optimized Mode 300MHz at 0.95V 466MHz at 1.05V 350MHz at 0.95V 450MHz at 1.05V 500MHz at 1.05V 500MHz at 1.05V 400MHz at 0.95V 533MHz at 1.15V 400MHz at 0.95V 400MHz at 0.95V 400MHz at 0.95V 733MHz at 1.15V 800MHz at 1.15V 800MHz at 1.15V	Announce date October 2001/Nov 2001* October 2001 January 2002 October 2001 October 2001 October 2001/Mar 2002** April 2002* April 2002* January 2002 September 2002 January 2002 July 2001 September 2002 January 2003 January 2003 April 2002 July 2001 July 2001 September 2002 September 2002 September 2002 September 2002 September 2002 September 2002
Chipset support Server blade support	Intel 830MP, 830M, 830MG a * Supported in server blade ** Announced March 2002 f systems with ServerWork	systems; N or server b	lade systems; Micro-FCB		vay SMP in server blade

Mobile Intel® Pentium® 4	Processo	or-M for mo	bile systems				
Code name Micro-architecture MMX™/Streaming SIMD SSE2 Hyper-Threading Power mgmt technology	Mobile Northwood IA-32 / NetBurst™ (CISC/RISC/micro-ops) / 20 stage pipeline (Hyper-pipelined technology) MMX™ (57 new instructions) / Streaming SIMD Extensions (70 new instructions) Streaming SIMD Extensions 2 (144 new instructions) Some: Hyper-Threading (HT) Technology (hardware support for multi-threaded applications) Enhanced Intel SpeedStep™ technology, Stop Grant, Sleep, Deep Sleep, Deeper Sleep						
L1 cache - bus L1 data cache L1 instruction cache	8KB data Size not p	256-bit data path / full speed 8KB data cache / 4-way set associative / write-through / 64 byte cache line / integrated Size not published / holds 12,000 micro-ops / 8-way set associative / integrated / called Execution Trace Cache; caches decoded x86 instructions (micro-ops)					
L2 cache - size L2 cache - data path L3 cache	256-bit da	ta path (32	dvanced Transfer Cac bytes) / transfers on ea ssociative / integrated	ach bus clock	: / 128 byte cache line size rnal die; on die)	(usually divided into tw	o 64 byte
System bus Memory addressability System bus - width		mory addres			dress bus transfers at two ss bus is double clocked at		e cache line size
Execution units Out-of-order instructions Branch prediction Speculative execution Math coprocessor	Two integ Yes Dynamic Yes (Adva	2 integer units; 1 floating point units; 1 load unit; 1 store unit Two integer units (or Arithmetic Logic Units) run at two times core frequency (Rapid Execution Engine) Yes Dynamic (based on history) / 4KB Branch Target Buffer Yes (Advanced Dynamic Execution) Pipelined floating point unit / handles 128-bit floating point registers					
Compatibility Cache line size Multiple processors	128 bytes	Compatible with IA-32 software 128 bytes (32 bytes x 4 chunks); burst mode bus of addr-data-data-data No SMP support					
Technology (micron) Package and connector Frequency (MHz)	1.4GHz 1.5GHz 1.5GHz 1.6GHz 1.7GHz 1.8GHz 2.0GHz 2.2GHz 2.4GHz 2.4GHz 2.4GHz 2.40GHz 2.40GHz 2.40GHz 2.40GHz 2.66GHz 2.80GHz 2.80GHz 2.80GHz	socket Micro Flipsocket System bus 400MHz 400MHz 400MHz 400MHz 400MHz 400MHz 400MHz 400MHz 533MHz 533MHz 533MHz 533MHz 533MHz 533MHz	Maximum Performan Mode 1.4GHz at 1.3 volts 1.5GHz at 1.3 volts 1.6GHz at 1.3 volts 1.7GHz at 1.3 volts 1.8GHz at 1.3 volts 1.9GHz at 1.3 volts 2.0GHz at 1.3 volts 2.1GHz at 1.525 v 2.1GHz at 1.525 v	uFCPGA2) r ce Batter 1.2GHz at 1. 1.6GHz at 1.	equires 478-pin surface in equires 478-pin surface ry Optimized Mode 2v (<2 watts avg power) 2v (<4 watts avg power) 2v (<4.5 watts avg power) 2v (<3.0 watts avg power) 2v (<3.0 watts avg power) 2v (<3.0 watts avg power)	mount Zero Insertion Hyper-Threading (HT) Technology with Hyper-Threading with Hyper-Threading	Announce date April 2002 April 2002 March 2002 March 2002 June 2002 June 2002 June 2002 June 2003 Sept 2003 Sept 2003 Sept 2003 Sept 2003
Chipset support	Intel 845	MZ with DD MP with DD	3.2GHz at 1.55 volts R-SDRAM memory R-SDRAM memory E, 852PM with DDR-S		2v (<3.0 watts avg power)	with Hyper-Threading	Sept 2003

Intel® Pentium® M proces	ssor for mobile systems			
Code name Branding Micro-architecture MMX™ / Streaming SIMD SSE2 Power mgmt technology	Banias Part of the Intel Centrino™ mobile technology when included with an Intel 855 family chipset and Intel PRO/Wireless Network Connection wireless chip IA-32 / micro-op fusion, dedicated stack manager, advanced branch prediction, power-optimized processor system bus MMX™ (57 new instructions) / Streaming SIMD Extensions (70 new instructions) Streaming SIMD Extensions 2 (144 new instructions) Enhanced Intel SpeedStep™ technology, Auto Halt, Stop Grant, Deep Sleep, Deeper Sleep			
L1 cache - bus L1 data cache L1 instruction cache	256-bit data path / full speed 32KB data cache / integrated 32KB instruction cache / integ			
L2 cache - size L2 cache - data path L3 cache	1MB / full speed (Advanced T 256-bit data path (32 bytes) / 6 None		3-way set associative / into	egrated / unified (internal die; on die)
System bus Memory addressability System bus - width	400MHz (transfers data four times per clock) / address bus transfers at two times per clock / 64 byte cache line size 64GB memory addressability / 36-bit addressing / address bus is double clocked at 200MHz 64-bit data path			
Execution units Out-of-order instructions Branch prediction Speculative execution Math coprocessor	2 integer units; 1 floating point units; 1 load unit; 1 store unit Yes (out-of-order instruction execution) Dynamic (based on history) Yes (Advanced Dynamic Execution) Pipelined floating point unit			
Compatibility Multiple processors	Compatible with IA-32 software No SMP support			
Technology (micron) Package and connector	0.13u Micro Flip-Chip Pin Grid Array (Micro-FCPGA) requires 479-pin surface mount Zero Insertion Force (ZIF) socket (mPGA479M socket) or Micro Flip-Chip Ball Grid Array (Micro-FCBGA) for surface mount (479-ball)			
Frequency (MHz/GHz) and available date	900MHz Ultra Low Voltage 1.0GHz Ultra Low Voltage 1.1GHz Low Voltage 1.2GHz Low Voltage 1.3GHz 1.4GHz 1.5GHz 1.6GHz 1.7GHz	Highest Frequency Mode 900MHz at 1.0 volts 1.0GHz at 1.0 volts 1.1GHz at 1.18 volts 1.2GHz at 1.18 volts 1.3GHz at 1.5 volts 1.4GHz at 1.5 volts 1.5GHz at 1.5 volts 1.6GHz at 1.5 volts 1.7GHz at 1.5 volts	Lowest Frequency Mode 600MHz at 0.85 volts 600MHz at 0.85 volts 600MHz at 0.96 volts	Announce date March 2003 June 2003 March 2003 June 2003 March 2003 March 2003 March 2003 March 2003 March 2003 June 2003 March 2003 June 2003
Chipsetsupport	Intel 855 chipset family with Other compatible chipsets	DDR-SDRAM memory		

Intel® Pentium® 4 for high performance desktop systems			
	1.3GHz, 1.4GHz, 1.5GHz, 1.6GHz, 1.7GHz, 1.8GHz, 1.9GHz, 2.0GHz		
Code name Micro-architecture MMX™/Streaming SIMD SSE2	Willamette IA-32 / NetBurst™ (CISC/RISC/micro-ops) / 20 stage pipeline (Hyper-pipelined technology) MMX™ (57 new instructions) / Streaming SIMD Extensions (70 new instructions) Streaming SIMD Extensions 2 (144 new instructions)		
L1 cache - bus L1 data cache L1 instruction cache	256-bit data path / full speed 8KB data cache / 4-way set associative / write-through / 64 byte cache line / integrated Size not published / holds 12,000 micro-ops / 8-way set associative / integrated / called Execution Trace Cache; caches decoded x86 instructions (micro-ops)		
L2 cache - size L2 cache - data path	256KB / full speed (Advanced Transfer Cache) 256-bit data path (32 bytes) / transfers on each bus clock / 128 byte cache line size (usually divided into two 64 byte sectors) / 8-way set associative / integrated / unified (internal die; on die) / ECC		
Front Side Bus Memory addressability Front Side Bus - width	400MHz (transfers data four times per clock) / address bus transfers at two times per clock / 64 byte cache line size 64GB memory addressability / 36-bit addressing / address bus is double clocked at 200MHz 64-bit data path		
Execution units Out-of-order instructions Branch prediction Speculative execution Math coprocessor	2 integer units; 1 floating point units; 1 load unit; 1 store unit Two integer units (or Arithmetic Logic Units) run at two times core frequency (Rapid Execution Engine) Yes Dynamic (based on history) / 4KB Branch Target Buffer Yes (Advanced Dynamic Execution) Pipelined floating point unit / handles 128-bit floating point registers		
Compatibility Cache line size Multiple processors	Compatible with IA-32 software 128 bytes (32 bytes x 4 chunks); burst mode bus of addr-data-data No SMP support		
Technology (micron) Transistors Package and connector	 0.18u ~42 million with die size of 217 square millimeters 1. Pin Grid Array (PGA) requires 423-pin Zero Insertion Force (ZIF) socket named Intel Socket 423 (PGA423); used with RDRAM-based 850 chipset 2. Flip-Chip Pin Grid Array-2 (FC-PGA2) requires 478-pin surface mount Zero Insertion Force (ZIF) socket named mPGA478B socket; used with SDRAM-based chipset (such as 845 chipset) 		
Frequency (MHz) and available date	1.3GHz: 423-pin available January 2001 1.4GHz: 423-pin available November 2000 1.5GHz: 423-pin available November 2000, 478-pin available August 2001 1.6GHz: 423-pin available November 2000, 478-pin available August 2001 1.7GHz: 423-pin available November 2000, 478-pin available August 2001 1.8GHz: 423-pin available November 2000, 478-pin available August 2001 1.9GHz: 423-pin available November 2000, 478-pin available August 2001 2.0GHz: 423-pin available November 2000, 478-pin available August 2001		
Chipset support	Intel 850 with dual channel RDRAM memory Intel 845 with SDRAM memory		

Code name Micro-architecture MMX™/ Streaming SIMD SSE2 Hyper-Threading	Northwood IA-32 / NetBurst™ (CISC/RISC/micro-ops) / 20 stage pipeline (Hyper-pipelined technology) MMX™ (57 new instructions) / Streaming SIMD Extensions (70 new instructions) Streaming SIMD Extensions 2 (144 new instructions) 3.06GHz with 533MHz and all 800MHz system bus processors: Hyper-Threading (HT) Technology (hardware support for multi-threaded applications)			
L1 cache - bus L1 data cache L1 instruction cache	256-bit data path / full speed 8KB data cache / 4-way set associative / write-through / 64 byte cache line / integrated Size not published / holds 12,000 micro-ops / 8-way set associative / integrated / called Execution Trace Cache; caches decoded x86 instructions (micro-ops)			
L2 cache - size L2 cache - data path L3 cache	512KB / full speed (Advanced Transfer Cache) 256-bit data path (32 bytes) / transfers on each bus clock / 128 byte cache line size (usually divided into two 64 byte sectors) / 8-way set associative / integrated / unified (internal die; on die) / ECC None			
System bus	400 or 533 or 800MHz (transfers data four times per clock) / address bus transfers at two times per clock /			
•	64 byte cache line size			
Memory addressability Frontside bus - width	64GB memory addressability / 36-bit addressing / address bus is double clocked at 200, 266, or 400MHz 64-bit data path			
Execution units Out-of-order instructions Branch prediction Speculative execution Math coprocessor	2 integer units; 1 floating point units; 1 load unit; 1 store unit Two integer units (or Arithmetic Logic Units) run at two times core frequency (Rapid Execution Engine) Yes Dynamic (based on history) / 4KB Branch Target Buffer Yes (Advanced Dynamic Execution) Pipelined floating point unit / handles 128-bit floating point registers			
Compatibility Cache line size Multiple processors	Compatible with IA-32 software 128 bytes (32 bytes x 4 chunks); burst mode bus of addr-data-data-data No SMP support			
Technology (micron) Transistors Package and connector	0.13u ~55 million Flip-Chip Pin Grid Array-2 (FC-PGA2) requires 478-pin surface mount Zero Insertion Force (ZIF) socket named mPGA478B socket			
Frequency and available date	1.6GHz sub-45W TDP (limited to under 45 watts thermal design point; for small form factor desktops); avail Jan 2002 1.8GHz sub-45W TDP (limited to under 45 watts thermal design point; for small form factor desktops); avail Jan 2002 2.0GHz sub-45W TDP (limited to under 45 watts thermal design point; for small form factor desktops); avail Jan 2002 1.8A GHz with 400MHz system bus: available July 2002 2.0A GHz with 400MHz system bus: available January 2002 ("A" signifies the 0.13 micron version, not 0.18 micron) 2.2GHz with 400MHz system bus: available January 2002 2.26GHz with 533MHz system bus: available April 2002 2.4B GHz with 533MHz system bus: available May 2002 2.4C GHz with 800MHz system bus: available May 2003 2.5GHz with 400MHz system bus: available August 2002 2.53GHz with 400MHz system bus: available May 2002 2.6G GHz with 800MHz system bus: available August 2002 2.6C GHz with 800MHz system bus: available May 2003 2.6GGHz with 533MHz system bus: available August 2002 2.6C GHz with 533MHz system bus: available August 2002 2.6C GHz with 533MHz system bus: available August 2002 2.6C GHz with 533MHz system bus: available August 2002 2.6C GHz with 533MHz system bus: available August 2002 2.6C GHz with 533MHz system bus: available August 2002			
	2.8GHz with 533MHz system bus: available August 2002 2.8C GHz with 800MHz system bus: available May 2003 with Hyper-Threading Technology 3.0GHz with 800MHz system bus: available April 2003 with Hyper-Threading Technology 3.0GHz with 400MHz system bus: available April 2003 (used in ThinkPad G40) 3.06GHz with 533MHz system bus: available November 2002 with Hyper-Threading Technology 3.2GHz with 800MHz system bus: available June 2003 with Hyper-Threading Technology 3.4GHz with 800MHz system bus: available February 2004 with Hyper-Threading Technology			
Chipsetsupport	Intel 850 or 850E with dual channel RDRAM memory Intel 845 with SDRAM or DDR-SDRAM memory Intel 865 family with single or dual channel DDR-SDRAM memory (400, 533, or 800 MHz system bus) Intel 875P with single or dual channel DDR-SDRAM memory (800 MHz system bus)			

Intel® Pentium® 4 for desktop systems				
Code name Micro-architecture MMX™/Streaming SIMD SSE2 SSE3 Hyper-Threading	Prescott IA-32 / NetBurst™ (CISC/RISC/micro-ops) / 20 stage pipeline (Hyper-pipelined technology) MMX™ (57 new instructions) / Streaming SIMD Extensions (70 new instructions) Streaming SIMD Extensions 2 (144 new instructions) Streaming SIMD Extensions 3 (13 new instructions) 800MHz system bus processors: Hyper-Threading (HT) Technology (hardware support for multi-threaded applications)			
L1 cache - bus L1 data cache L1 instruction cache	256-bit data path / full speed 16KB data cache / 4-way set associative / write-through / 64 byte cache line / integrated Size not published / holds 12,000 micro-ops / 8-way set associative / integrated / called Execution Trace Cache; caches decoded x86 instructions (micro-ops)			
L2 cache - size L2 cache - data path L3 cache	1MB / full speed (Advanced Transfer Cache) 256-bit data path (32 bytes) / transfers on each bus clock / 128 byte cache line size (usually divided into two 64 byte sectors) / 8-way set associative / integrated / unified (internal die; on die) / ECC None			
System bus Memory addressability System bus - width	533 or 800MHz (transfers data four times per clock) / address bus transfers at two times per clock / 64 byte cache line size 64GB memory addressability / 36-bit addressing / address bus is double clocked at 200, 266, or 400MHz 64-bit data path			
Execution units Out-of-order instructions Branch prediction Speculative execution Math coprocessor	2 integer units; 1 floating point units; 1 load unit; 1 store unit Two integer units (or Arithmetic Logic Units) run at two times core frequency (Rapid Execution Engine) Yes Dynamic (based on history) / 4KB Branch Target Buffer Yes (Advanced Dynamic Execution) Pipelined floating point unit / handles 128-bit floating point registers			
Compatibility Cache line size Multiple processors Other features	Compatible with IA-32 software 128 bytes (32 bytes x 4 chunks); burst mode bus of addr-data-data-data No SMP support Thermal monitoring, built-in self test, IEEE 1149.1 standard test access port and boundary scan			
Technology Package and connector	90nm (nanometer) or 0.09u (micron) Flip-Chip Pin Grid Array (FC-mPGA4) requires 478-pin surface mount Zero Insertion Force (ZIF) socket named mPGA478B socket			
Frequency and available date	2.80A GHz with 533MHz system bus 2.80E GHz with 800MHz system bus with Hyper-Threading Technology 3.00E GHz with 800MHz system bus with Hyper-Threading Technology 3.20E GHz with 800MHz system bus with Hyper-Threading Technology 3.40E GHz with 800MHz system bus with Hyper-Threading Technology 3.40E GHz with 800MHz system bus with Hyper-Threading Technology 4 available February 2004 4 available February 2004 4 available February 2004 5 available February 2004 6 available February 2004			
Chipsetsupport	Intel 865 family with single or dual channel DDR-SDRAM memory Intel 875P with single or dual channel DDR-SDRAM memory			

pentium

Intel® Pentium® 4 Extreme Edition for high-end gamers and power users

Code name None

Formal name Intel Pentium 4 Processor with HT Technology Extreme Edition

Micro-architecture IA-32 / NetBurst™ (CISC/RISC/micro-ops) / 20 stage pipeline (Hyper-pipelined technology)

MMX™ / Streaming SIMD MMX™ (57 new instructions) / Streaming SIMD Extensions (70 new instructions)

SSE2 Streaming SIMD Extensions 2 (144 new instructions)

Hyper-Threading (HT) Technology (hardware support for multi-threaded applications)

L1 cache - bus 256-bit data path / full speed

L1 data cache

8KB data cache / 4-way set associative / write-through / 64 byte cache line / integrated

L1 instruction cache

Size not published / holds 12,000 micro-ops / 8-way set associative / integrated /

called Execution Trace Cache; caches decoded x86 instructions (micro-ops)

L2 cache - size 512KB / full speed (Advanced Transfer Cache)

L2 cache - data path 256-bit data path (32 bytes) / transfers on each bus clock / 128 byte cache line size (usually divided into two 64 byte

sectors) / 8-way set associative / integrated / unified (internal die; on die) / ECC

L3 cache 2MB / full speed

L3 cache - data path 256-bit data path (32 bytes) / transfers on each bus clock / 64 byte cache line size / 8-way set associative /

write-back / parity / integrated / unified (internal die; on die)

System bus 800MHz (transfers data four times per clock) / address bus transfers at two times per clock /

64 byte cache line size

Memory addressability 64GB memory addressability / 36-bit addressing / address bus is double clocked at 200, 266, or 400MHz

Frontside bus - width 64-bit data path

Execution units 2 integer units; 1 floating point units; 1 load unit; 1 store unit

Two integer units (or Arithmetic Logic Units) run at two times core frequency (Rapid Execution Engine)

Out-of-order instructions Ye

Branch prediction Dynamic (based on history) / 4KB Branch Target Buffer

Speculative execution Yes (Advanced Dynamic Execution)

Math coprocessor Pipelined floating point unit / handles 128-bit floating point registers

Compatibility Compatible with IA-32 software

Cache line size 128 bytes (32 bytes x 4 chunks); burst mode bus of addr-data-data-data

Multiple processors No SMP support

Technology (micron) 0.13u
Transistors ~108 million

Package and connector Flip-Chip Pin Grid Array-2 (FC-PGA2) requires 478-pin surface mount Zero Insertion Force (ZIF) socket

named mPGA478B socket

Frequency 3.2GHz available November 2003 and available date 3.4GHz available February 2004

Chipset support Intel 865 family

Intel 875P

This publication could include technical inaccuracies or typographical errors. References herein to IBM products and services do not imply that IBM intends to make them available in other countries. IBM PROVIDES THIS PUBLICATION AS IS WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Some jurisdictions do not allow disclaimer of express of implied warranties; therefore this disclaimer may not apply to you.

IBM is a registered trademarks of the IBM Corporation in the United States or other countries.

i486, Intel386, Intel486, IntelDX2, MMX, Xeon, NetBurst, Centrino, and Itanuim are trademarks and Intel, Pentium, and Celeron are registered trademarks of Intel.

Other trademarks and registered trademarks are the properties of others



© Copyright International Business Machines Corporation, 2003. All rights reserved

IBM Personal Computing Division Department WY3A 3039 Cornwallis Road Research Triangle Park, NC 27709

February 2004 tecbook.pdf

Free Manuals Download Website

http://myh66.com

http://usermanuals.us

http://www.somanuals.com

http://www.4manuals.cc

http://www.manual-lib.com

http://www.404manual.com

http://www.luxmanual.com

http://aubethermostatmanual.com

Golf course search by state

http://golfingnear.com

Email search by domain

http://emailbydomain.com

Auto manuals search

http://auto.somanuals.com

TV manuals search

http://tv.somanuals.com