## Features

- Utilizes the AVR ${ }^{\circledR}$ RISC Architecture
- AVR - High-performance and Low-power RISC Architecture
- 118 Powerful Instructions - Most Single Clock Cycle Execution
- $32 \times 8$ General-purpose Working Registers
- Up to 8 MIPS Throughput at 8 MHz
- Data and Nonvolatile Program Memory
- 8K Bytes of In-System Programmable Flash

Endurance: 1,000 Write/Erase Cycles

- 512 Bytes of SRAM
- 512 Bytes of In-System Programmable EEPROM

Endurance: 100,000 Write/Erase Cycles

- Programming Lock for Flash Program and EEPROM Data Security
- Peripheral Features
- One 8-bit Timer/Counter with Separate Prescaler
- One 16-bit Timer/Counter with Separate Prescaler Compare, Capture Modes and Dual 8-, 9-, or 10-bit PWM
- On-chip Analog Comparator
- Programmable Watchdog Timer with On-chip Oscillator
- Programmable Serial UART
- Master/Slave SPI Serial Interface
- Special Microcontroller Features
- Low-power Idle and Power-down Modes
- External and Internal Interrupt Sources
- Specifications
- Low-power, High-speed CMOS Process Technology
- Fully Static Operation
- Power Consumption at $4 \mathrm{MHz}, \mathbf{3 V}, 25^{\circ} \mathrm{C}$
- Active: 3.0 mA
- Idle Mode: 1.0 mA
- Power-down Mode: <1 $\mu \mathrm{A}$
- I/O and Packages
- 32 Programmable I/O Lines
- 40-lead PDIP, 44-lead PLCC and TQFP
- Operating Voltages
- 2.7-6.0V for AT90S8515-4
- 4.0-6.0V for AT90S8515-8
- Speed Grades
- 0-4 MHz for AT90S8515-4
- 0-8 MHz for AT90S8515-8

Note: This is a summary document. A complete document is available on ourweb site at www.atmel.com.

Pin Configurations


PLCC


## Description

Block Diagram

The AT90S8515 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the AT90S8515 achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed.

Figure 1. The AT90S8515 Block Diagram


The AVR core combines a rich instruction set with 32 general-purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in
one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The AT90S8515 provides the following features: 8 K bytes of In-System Programmable Flash, 512 bytes EEPROM, 512 bytes SRAM, 32 general-purpose I/O lines, 32 generalpurpose working registers, flexible timer/counters with compare modes, internal and external interrupts, a programmable serial UART, programmable Watchdog Timer with internal oscillator, an SPI serial port and two software-selectable power-saving modes. The Idle Mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The On-chip In-System Programmable Flash allows the program memory to be reprogrammed In-System through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining an enhanced RISC 8 -bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT90S8515 is a powerful microcontroller that provides a highly flexible and cost-effective solution to many embedded control applications.

The AT90S8515 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators and evaluation kits.

## Pin Descriptions

VCC
GND
Port A (PA7..PA0)

Port B (PB7..PB0)

Port C (PC7..PC0)

Supply voltage.
Ground.
Port A is an 8-bit bi-directional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers can sink 20 mA and can drive LED displays directly. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not active.

Port A serves as multiplexed address/data input/output when using external SRAM.
Port B is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port B output buffers can sink 20 mA . As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not active.

Port B also serves the functions of various special features of the AT90S8515 as listed on page 66.

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port C output buffers can sink 20 mA . As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not active.

Port C also serves as address output when using external SRAM.
Port D is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port D output buffers can sink 20 mA . As inputs, Port D pins that are externally pulled low will source
current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not active.

Port D also serves the functions of various special features of the AT90S8515 as listed on page 73.

RESET

XTAL1
XTAL2
ICP
OC1B
ALE

Reset input. A low level on this pin for more than 50 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.
Output from the inverting oscillator amplifier.
ICP is the input pin for the Timer/Counter1 Input Capture function.
OC1B is the output pin for the Timer/Counter1 Output CompareB function.
ALE is the Address Latch Enable used when the External Memory is enabled. The ALE strobe is used to latch the low-order address ( 8 bits) into an address latch during the first access cycle, and the ADO-7 pins are used for data during the second access cycle.

Register Summary

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$3F (\$5F) | SREG | 1 | T | H | S | V | N | Z | C | page 20 |
| \$3E (\$5E) | SPH | SP15 | SP14 | SP13 | SP12 | SP11 | SP10 | SP9 | SP8 | page 21 |
| \$3D (\$5D) | SPL | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | page 21 |
| \$3C (\$5C) | Reserved |  |  |  |  |  |  |  |  |  |
| \$3B (\$5B) | GIMSK | INT1 | INT0 | - | - | - | - | - | - | page 26 |
| \$3A (\$5A) | GIFR | INTF1 | INTF0 |  |  |  |  |  |  | page 26 |
| \$39 (\$59) | TIMSK | TOIE1 | OCIE1A | OCIE1B | - | TICIE1 | - | TOIE0 | - | page 27 |
| \$38 (\$58) | TIFR | TOV1 | OCF1A | OCF1B | - | ICF1 | - | TOV0 | - | page 28 |
| \$37 (\$57) | Reserved |  |  |  |  |  |  |  |  |  |
| \$36 (\$56) | Reserved |  |  |  |  |  |  |  |  |  |
| \$35 (\$55) | MCUCR | SRE | SRW | SE | SM | ISC11 | ISC10 | ISC01 | ISC00 | page 29 |
| \$34 (\$54) | Reserved |  |  |  |  |  |  |  |  |  |
| \$33 (\$53) | TCCR0 | - | - | - | - | - | CSO2 | CS01 | CSOO | page 33 |
| \$32 (\$52) | TCNT0 |  |  |  | Timer/C | er0 (8 Bits) |  |  |  | page 34 |
| ... | Reserved |  |  |  |  |  |  |  |  |  |
| \$2F (\$4F) | TCCR1A | COM1A1 | COM1A0 | COM1B1 | COM1B0 | - | - | PWM11 | PWM10 | page 35 |
| \$2E (\$4E) | TCCR1B | ICNC1 | ICES1 | - | - | CTC1 | CS12 | CS11 | CS10 | page 36 |
| \$2D (\$4D) | TCNT1H |  |  | Time | unter1 - | ter Registe | gh Byte |  |  | page 38 |
| \$2C (\$4C) | TCNT1L |  |  | Tim | unter1 - | ter Regist | w Byte |  |  | page 38 |
| \$2B (\$4B) | OCR1AH |  |  | Timer/Cou | 1 - Outpu | mpare Reg | A High By |  |  | page 38 |
| \$2A (\$4A) | OCR1AL |  |  | Timer/Coun | 1 - Outpu | mpare Reg | A Low By |  |  | page 38 |
| \$29 (\$49) | OCR1BH |  |  | Timer/Cou | 1 - Outpu | mpare Reg | B High By |  |  | page 39 |
| \$28 (\$48) | OCR1BL |  |  | Timer/Coun | 1 - Outpu | mpare Reg | B Low By |  |  | page 39 |
| ... | Reserved |  |  |  |  |  |  |  |  |  |
| \$25 (\$45) | ICR1H |  |  | Timer/C | ter1 - Inp | pture Reg | High Byte |  |  | page 39 |
| \$24 (\$44) | ICR1L |  |  | Timer/C | ter1 - Inp | apture Reg | Low Byte |  |  | page 39 |
| ... | Reserved |  |  |  |  |  |  |  |  |  |
| \$21 (\$41) | WDTCR | - | - | - | WDTOE | WDE | WDP2 | WDP1 | WDP0 | page 42 |
| \$20 (\$40) | Reserved |  |  |  |  |  |  |  |  |  |
| \$1F (\$3F) | EEARH | - | - | - | - | - | - | - | EEAR8 | page 44 |
| \$1E (\$3E) | EEARL |  |  |  | ROM Add | Register L | yte |  |  | page 44 |
| \$1D (\$3D) | EEDR |  |  |  | EEPRO | ta Registe |  |  |  | page 44 |
| \$1C (\$3C) | EECR | - | - | - | - | - | EEMWE | EEWE | EERE | page 44 |
| \$1B (\$3B) | PORTA | PORTA7 | PORTA6 | PORTA5 | PORTA4 | PORTA3 | PORTA2 | PORTA1 | PORTA0 | page 63 |
| \$1A (\$3A) | DDRA | DDA7 | DDA6 | DDA5 | DDA4 | DDA3 | DDA2 | DDA1 | DDA0 | page 63 |
| \$19 (\$39) | PINA | PINA7 | PINA6 | PINA5 | PINA4 | PINA3 | PINA2 | PINA1 | PINAO | page 63 |
| \$18 (\$38) | PORTB | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | page 65 |
| \$17 (\$37) | DDRB | DDB7 | DDB6 | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | page 65 |
| \$16 (\$36) | PINB | PINB7 | PINB6 | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | page 65 |
| \$15 (\$35) | PORTC | PORTC7 | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | page 70 |
| \$14 (\$34) | DDRC | DDC7 | DDC6 | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 | page 71 |
| \$13 (\$33) | PINC | PINC7 | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | page 71 |
| \$12 (\$32) | PORTD | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | page 73 |
| \$11 (\$31) | DDRD | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | page 73 |
| \$10 (\$30) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | page 73 |
| \$0F (\$2F) | SPDR | SPI Data Register |  |  |  |  |  |  |  | page 51 |
| \$0E (\$2E) | SPSR | SPIF | WCOL | - | - | - | - | - | - | page 50 |
| \$0D (\$2D) | SPCR | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | page 49 |
| \$0C (\$2C) | UDR | UART I/O Data Register |  |  |  |  |  |  |  | page 55 |
| \$0B (\$2B) | USR | RXC | TXC | UDRE | FE | OR | - | - | - | page 55 |
| \$0A (\$2A) | UCR | RXCIE | TXCIE | UDRIE | RXEN | TXEN | CHR9 | RXB8 | TXB8 | page 56 |
| \$09 (\$29) | UBRR | UART Baud Rate Register |  |  |  |  |  |  |  | page 58 |
| \$08 (\$28) | ACSR | ACD | - | ACO | ACI | ACIE | ACIC | ACIS1 | ACIS0 | page 59 |
| ... | Reserved |  |  |  |  |  |  |  |  |  |
| \$00 (\$20) | Reserved |  |  |  |  |  |  |  |  |  |

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
2. Some of the status flags are cleared by writing a logical "1" to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers $\$ 00$ to $\$ 1 F$ only.

Instruction Set Summary

| Mnemonic | Operands | Description | Operation | Flags | \# Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC AND LOGIC INSTRUCTIONS |  |  |  |  |  |
| ADD | Rd, Rr | Add Two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}$ | Z,C,N,V,H | 1 |
| ADC | Rd , Rr | Add with Carry Two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$ | Z,C,N,V,H | 1 |
| ADIW | RdI, K | Add Immediate to Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl + K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract Two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$ | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$ | Z,C,N,V,H | 1 |
| SBC | Rd , Rr | Subtract with Carry Two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$ | Z,C,N,V,H | 1 |
| SBIW | Rdl, K | Subtract Immediate from Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{K}$ | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \vee \mathrm{Rr}$ | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd} v \mathrm{~K}$ | Z,N,V | 1 |
| EOR | Rd , Rr | Exclusive OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $\mathrm{Rd} \leftarrow$ \$FF - Rd | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | $\mathrm{Rd} \leftarrow$ \$00-Rd | Z,C,N,V,H | 1 |
| SBR | Rd, K | Set Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \vee \mathrm{K}$ | Z,N,V | 1 |
| CBR | Rd, K | Clear Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet(\$ \mathrm{FF}-\mathrm{K})$ | Z,N,V | 1 |
| INC | Rd | Increment | $\mathrm{Rd} \leftarrow \mathrm{Rd}+1$ | Z,N,V | 1 |
| DEC | Rd | Decrement | $\mathrm{Rd} \leftarrow \mathrm{Rd}-1$ | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rd}$ | Z,N,V | 1 |
| CLR | Rd | Clear Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$ | Z,N,V | 1 |
| SER | Rd | Set Register | $\mathrm{Rd} \leftarrow$ \$ FF | None | 1 |
| BRANCH INSTRUCTIONS |  |  |  |  |  |
| RJMP | k | Relative Jump | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 2 |
| IJMP |  | Indirect Jump to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 2 |
| RCALL | k | Relative Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 3 |
| ICALL |  | Indirect Call to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 3 |
| RET |  | Subroutine Return | $\mathrm{PC} \leftarrow$ STACK | None | 4 |
| RETI |  | Interrupt Return | $\mathrm{PC} \leftarrow$ STACK | I | 4 |
| CPSE | Rd, Rr | Compare, Skip if Equal | if (Rd $=\mathrm{Rr}$ ) $\mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| CP | Rd , Rr | Compare | Rd - Rr | Z,N,V,C,H | 1 |
| CPC | $\mathrm{Rd}, \mathrm{Rr}$ | Compare with Carry | $\mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z,N,V,C,H | 1 |
| CPI | Rd, K | Compare Register with Immediate | Rd-K | Z,N,V,C,H | 1 |
| SBRC | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBRS | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register is Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if $(P(b)=0) P C \leftarrow P C+2$ or 3 | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if $(\mathrm{P}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then PC ¢ PC + k + 1 | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) $=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if $(Z=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(Z=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRCS | k | Branch if Carry Set | if $(C=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if $(C=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if $(C=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRLO | k | Branch if Lower | if $(C=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRMI | k | Branch if Minus | if $(\mathrm{N}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRPL | k | Branch if Plus | if ( $\mathrm{N}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if $(\mathrm{N} \oplus \mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLT | k | Branch if Less Than Zero, Signed | if $(\mathrm{N} \oplus \mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHS | k | Branch if Half-carry Flag Set | if ( $\mathrm{H}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHC | k | Branch if Half-carry Flag Cleared | if $(\mathrm{H}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTS | k | Branch if T-flag Set | if ( $\mathrm{T}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTC | k | Branch if T-flag Cleared | if $(\mathrm{T}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if $(V=1)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRVC | k | Branch if Overflow Flag is Cleared | if $(V=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| BRIE | k | Branch if Interrupt Enabled | if $(\mathrm{l}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if $(\mathrm{I}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |

Instruction Set Summary (Continued)

| Mnemonic | Operands | Description | Operation | Flags | \# Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DATA TRANSFER INSTRUCTIONS |  |  |  |  |  |
| MOV | Rd, Rr | Move between Registers | $\mathrm{Rd} \leftarrow \mathrm{Rr}$ | None | 1 |
| LDI | Rd, K | Load Immediate | $\mathrm{Rd} \leftarrow \mathrm{K}$ | None | 1 |
| LD | Rd, X | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, X+ | Load Indirect and Post-inc. | $\mathrm{Rd} \leftarrow(\mathrm{X}), \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| LD | Rd, -X | Load Indirect and Pre-dec. | $X \leftarrow X-1, R d \leftarrow(X)$ | None | 2 |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LD | Rd, Y+ | Load Indirect and Post-inc. | $\mathrm{Rd} \leftarrow(\mathrm{Y}), \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| LD | Rd, -Y | Load Indirect and Pre-dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1, \mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LDD | Rd, $\mathrm{Y}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$ | None | 2 |
| LD | Rd, Z | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LD | Rd, Z+ | Load Indirect and Post-inc. | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1, \mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LDD | Rd, Z+q | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 2 |
| ST | $\mathrm{X}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{X}+$, Rr | Store Indirect and Post-inc. | $(\mathrm{X}) \leftarrow \mathrm{Rr}, \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| ST | -X, Rr | Store Indirect and Pre-dec. | $X \leftarrow X-1,(X) \leftarrow \operatorname{Rr}$ | None | 2 |
| ST | $\mathrm{Y}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{Y}+$, Rr | Store Indirect and Post-inc. | $(\mathrm{Y}) \leftarrow \mathrm{Rr}, \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| ST | -Y, Rr | Store Indirect and Pre-dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1,(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Y}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(Y+q) \leftarrow R \mathrm{Rr}$ | None | 2 |
| ST | Z, Rr | Store Indirect | $(Z) \leftarrow R \mathrm{Rr}$ | None | 2 |
| ST | Z+, Rr | Store Indirect and Post-inc. | $(Z) \leftarrow \operatorname{Rr}, \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1,(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | Z+q, Rr | Store Indirect with Displacement | $(Z+q) \leftarrow \operatorname{Rr}$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | $(\mathrm{k}) \leftarrow \mathrm{Rr}$ | None | 2 |
| LPM |  | Load Program Memory | $\mathrm{R} 0 \leftarrow(\mathrm{Z})$ | None | 3 |
| IN | Rd, P | In Port | $\mathrm{Rd} \leftarrow \mathrm{P}$ | None | 1 |
| OUT | $\mathrm{P}, \mathrm{Rr}$ | Out Port | $\mathrm{P} \leftarrow \mathrm{Rr}$ | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK $\leftarrow \mathrm{Rr}$ | None | 2 |
| POP | Rd | Pop Register from Stack | $\mathrm{Rd} \leftarrow$ STACK | None | 2 |
| BIT AND BIT-TEST INSTRUCTIONS |  |  |  |  |  |
| SBI | P, b | Set Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 1$ | None | 2 |
| CBI | P, b | Clear Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 0$ | None | 2 |
| LSL | Rd | Logical Shift Left | $\mathrm{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{Rd}(0) \leftarrow 0$ | Z,C,N,V | 1 |
| LSR | Rd | Logical Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \operatorname{Rd}(7) \leftarrow 0$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left through Carry | $\mathrm{Rd}(0) \leftarrow \mathrm{C}, \mathrm{Rd}(\mathrm{n}+1) \leftarrow \mathrm{Rd}(\mathrm{n}), \mathrm{C} \leftarrow \mathrm{Rd}(7)$ | Z,C,N,V | 1 |
| ROR | Rd | Rotate Right through Carry | $\mathrm{Rd}(7) \leftarrow \mathrm{C}, \mathrm{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{C} \leftarrow \operatorname{Rd}(0)$ | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{n}=0 . .6$ | Z,C,N,V | 1 |
| SWAP | Rd | Swap Nibbles | $\operatorname{Rd}(3 . .0) \leftarrow \operatorname{Rd}(7 . .4), \operatorname{Rd}(7 . .4) \leftarrow \operatorname{Rd}(3 . .0)$ | None | 1 |
| BSET | s | Flag Set | SREG(s) $\leftarrow 1$ | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG(s) $\leftarrow 0$ | SREG(s) | 1 |
| BST | $\mathrm{Rr}, \mathrm{b}$ | Bit Store from Register to T | $\mathrm{T} \leftarrow \operatorname{Rr}(\mathrm{b})$ | T | 1 |
| BLD | Rd, b | Bit Load from T to Register | $\mathrm{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ | None | 1 |
| SEC |  | Set Carry | $\mathrm{C} \leftarrow 1$ | C | 1 |
| CLC |  | Clear Carry | $\mathrm{C} \leftarrow 0$ | C | 1 |
| SEN |  | Set Negative Flag | $\mathrm{N} \leftarrow 1$ | N | 1 |
| CLN |  | Clear Negative Flag | $\mathrm{N} \leftarrow 0$ | N | 1 |
| SEZ |  | Set Zero Flag | $\mathrm{Z} \leftarrow 1$ | Z | 1 |
| CLZ |  | Clear Zero Flag | $\mathrm{Z} \leftarrow 0$ | Z | 1 |
| SEI |  | Global Interrupt Enable | $1 \leftarrow 1$ | I | 1 |
| CLI |  | Global Interrupt Disable | $1 \leftarrow 0$ | 1 | 1 |
| SES |  | Set Signed Test Flag | $S \leftarrow 1$ | S | 1 |
| CLS |  | Clear Signed Test Flag | $S \leftarrow 0$ | S | 1 |
| SEV |  | Set Two's Complement Overflow | $\mathrm{V} \leftarrow 1$ | V | 1 |
| CLV |  | Clear Two's Complement Overflow | $\mathrm{V} \leftarrow 0$ | V | 1 |
| SET |  | Set T in SREG | $\mathrm{T} \leftarrow 1$ | T | 1 |
| CLT |  | Clear T in SREG | $\mathrm{T} \leftarrow 0$ | T | 1 |
| SEH |  | Set Half-carry Flag in SREG | $\mathrm{H} \leftarrow 1$ | H | 1 |
| CLH |  | Clear Half-carry Flag in SREG | $\mathrm{H} \leftarrow 0$ | H | 1 |
| NOP |  | No Operation |  | None | 1 |
| SLEEP |  | Sleep | (see specific descr. for Sleep function) | None | 1 |
| WDR |  | Watchdog Reset | (see specific descr. for WDR/timer) | None | 1 |

## AT90S8515 Ordering Information

| Speed (MHz) | Power Supply | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 4 | 2.7V-6.0V | AT90S8515-4AC | 44A | Commercial |
|  |  | AT90S8515-4JC | 44J | $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$ |
|  |  | AT90S8515-4PC | 40P6 |  |
|  |  | AT90S8515-4AI | 44A | Industrial |
|  |  | AT90S8515-4JI | 44J | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |
|  |  | AT90S8515-4PI | 40P6 |  |
| 8 | 4.0V-6.0V | AT90S8515-8AC | 44A | Commercial |
|  |  | AT90S8515-8JC | 44J | $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$ ) |
|  |  | AT90S8515-8PC | 40P6 |  |
|  |  | AT90S8515-8AI | 44A | Industrial |
|  |  | AT90S8515-8JI | 44J | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |
|  |  | AT90S8515-8PI | 40P6 |  |

Note: Order AT90S8515A-XXX for devices with the FSTRT Fuse programmed.

| Package Type |  |
| :--- | :--- |
| 44A | 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP) |
| 44J | 44-lead, Plastic J-leaded Chip Carrier (PLCC) |
| 40P6 | 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) |

## Packaging Information

44A
44-lead, Thin (1.0mm) Plastic Quad Flat Package
(TQFP), $10 \times 10 \mathrm{~mm}$ body, 2.0 mm footprint, 0.8 mm pitch.
Dimension in Millimeters and (Inches)*
JEDEC STANDARD MS-026 ACB

*Controlling dimension: millimetter

*Controlling dimensions: Inches

REV.A 04/11/2001

40P6
40-lead, Plastic Dual Inline
Parkage (PDIP), 0.600" wide
Demension in Millimeters and (Inches)*
JEDEC STANDARD MS-011 AC

*Controlling dimension: Inches

Atmel Headquarters
Corporate Headquarters 2325 Orchard Parkway
San Jose, CA 95131
TEL (408) 441-0311
FAX (408) 487-2600
Europe
Atmel SarL
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
Asia
Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
Japan
Atmel Japan K.K.
9F, Tonetsu Shinkawa BIdg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

## Atmel Product Operations

Atmel Colorado Springs<br>1150 E. Cheyenne Mtn. Blvd.<br>Colorado Springs, CO 80906<br>TEL (719) 576-3300<br>FAX (719) 540-1759

Atmel Grenoble<br>Avenue de Rochepleine<br>BP 123<br>38521 Saint-Egreve Cedex, France<br>TEL (33) 4-7658-3000<br>FAX (33) 4-7658-3480

## Atmel Heilbronn

Theresienstrasse 2
POB 3535
D-74025 Heilbronn, Germany
TEL (49) 7131672594
FAX (49) 7131672423
Atmel Nantes
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 0240181818
FAX (33) 0240181960
Atmel Rousset
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001
Atmel Smart Card ICs
Scottish Enterprise Technology Park
East Kilbride, Scotland G75 0QR
TEL (44) 1355-357-000
FAX (44) 1355-242-743
e-mail
literature @ atmel.com
Web Site
http://www.atmel.com
BBS
1-(408) 436-4309

## © Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL ${ }^{\circledR}$ and $A V R^{\circledR}$ are the registered trademarks of Atmel.
Other terms and product names may be the trademarks of others.
Free Manuals Download Websitehttp://myh66.comhttp://usermanuals.ushttp://www.somanuals.com
http://www.4manuals.cc
http://www.manual-lib.com
http://www.404manual.com
http://www.luxmanual.com
http://aubethermostatmanual.com
Golf course search by state
http://golfingnear.com
Email search by domain
http://emailbydomain.com
Auto manuals search
http://auto.somanuals.com
TV manuals search
http://tv.somanuals.com

