

# MoBL® 1 Mbit (128K x 8) Static RAM

### **Features**

■ Very high speed: 45 ns
□ Temperature ranges:

• Industrial: –40°C to +85°C

• Automotive-A: -40°C to +85°C

• Automotive-E: -40°C to +125°C

■ Wide voltage range: 2.20V – 3.60V

■ Pin compatible with CY62128DV30

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 4 μA

■ Ultra low active power

□ Typical active current: 1.3 mA @ f = 1 MHz

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features

■ Automatic power down when deselected

■ CMOS for optimum speed and power


■ Offered in Pb-free 32-pin SOIC, 32-pin TSOP I, and 32-pin STSOP packages

### **Functional Description**

The CY62128EV30<sup>[1]</sup> is a high performance CMOS static RAM module organized as 128K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life<sup>™</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW). The eight input and output pins (IO<sub>0</sub> through IO<sub>7</sub>) are placed in a high impedance state when the device is deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW), the outputs are disabled (OE HIGH), or a write operation is in progress (CE<sub>1</sub> LOW and CE<sub>2</sub> HIGH and WE LOW).

To write to the device, take Chip Enable ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. Data on the eight IO pins is then written into the location specified on the Address pin (A<sub>0</sub> through A<sub>16</sub>).

To read from the device, take Chip Enable  $(\overline{CE}_1 \text{ LOW})$  and  $CE_2 \text{ HIGH}$ ) and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the IO pins.





### Note

1. For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com.



### Pin Configuration<sup>[2]</sup>








Table 1. Product Portfolio

							Power D	Dissipatio	on		
Product	Range	Range V <sub>CC</sub> Ra		(V)	Speed (ns)	C	perating	g I <sub>CC</sub> (mA	7)	Standby	L. (πΔ)
						$f = 1 \text{ MHz}$ $f = f_{\text{max}}$ Standby		y I <sub>SB2</sub> (μΑ)			
		Min	<b>Typ</b> <sup>[3]</sup>	Max		<b>Typ</b> <sup>[3]</sup>	Max	<b>Typ</b> <sup>[3]</sup>	Max	<b>Typ</b> <sup>[3]</sup>	Max
CY62128EV30LL	Ind'I/Auto-A	2.2	3.0	3.6	45	1.3	2.0	11	16	1	4
CY62128EV30LL	Auto-E	2.2	3.0	3.6	55	1.3	4.0	11	35	1	30

### Notes

- 2. NC pins are not connected on the die.
- 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25^{\circ}C$ .



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ...... -65°C to +150°C Ambient Temperature with Supply Voltage to Ground Potential......-0.3V to V<sub>CC(max)</sub> + 0.3V DC Voltage Applied to Outputs in High-Z State  $^{[4,\ 5]}$  ......-0.3V to  $\rm V_{CC(max)}$  + 0.3V DC Input Voltage<sup>[4,5]</sup>.....-0.3V to V<sub>CC(max)</sub> + 0.3V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	. > 2001V
Latch up Current	> 200 mA

### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> cc <sup>[6]</sup>
CY62128EV30LL	Ind'l/Auto-A	-40°C to +85°C	2.2V to
	Auto-E	-40°C to +125°C	3.6V

### **Electrical Characteristics**

(Over the Operating Range)

D	Description	T10-	45 ns	(Ind'I/A	uto-A)	55 ns (Auto-E)			11!1	
Parameter	Description	lest Co	Test Conditions			Max	Min	<b>Typ</b> <sup>[3]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$		2.0			2.0			V
		$I_{OH} = -1.0 \text{ mA}, \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	/ <sub>CC</sub> ≥ 2.70V	2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	OL = 0.1 mA			0.4			0.4	V
		$I_{OL} = 2.1 \text{ mA}, V_{O}$	<sub>CC</sub> ≥ 2.70V			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	$V_{CC} = 2.2V \text{ to } 2.2V$	7V	1.8		V <sub>CC</sub> + 0.3V	1.8		V <sub>CC</sub> + 0.3V	V
		V <sub>CC</sub> = 2.7V to 3.6V		2.2		V <sub>CC</sub> + 0.3V	2.2		V <sub>CC</sub> + 0.3V	V
$V_{IL}$	Input LOW Voltage	V <sub>CC</sub> = 2.2V to 2.7V		-0.3		0.6	-0.3		0.6	V
		$V_{CC} = 2.7V \text{ to } 3.6$	6V	-0.3		0.8	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1		+1	-4		+4	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$	, Output Disabled	-1		+1	-4		+4	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC_{max}}$		11	16		11	35	mA
	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels		1.3	2.0		1.3	4.0	mA
I <sub>SB1</sub>	Automatic CE Power down Current — CMOS Inputs	$\overline{\text{CE}}_1 \ge V_{\text{CC}} - 0.2V$ $V_{\text{IN}} \ge V_{\text{CC}} - 0.2V$ , $f = f_{\text{max}}$ (Address f = 0 (OE and W	V <sub>IN</sub> ≤ 0.2V) s and Data Only),		1	4		1	35	μА
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE Power down Current — CMOS Inputs	$\overline{CE}_1 \ge V_{CC} - 0.2$	$V = 0$ (OE and WE), $V_{CC} = 3.60V$ $V_{CE} \ge V_{CC} - 0.2V$ , $V_{CE} < 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} < 0.2V$ , $V_{CC} = 0.2V$		1	4		1	30	μА

- 4.  $V_{IL(min)} = -2.0V$  for pulse durations less than 20 ns.
- V<sub>IH(max)</sub> = V<sub>CC</sub>+0.75V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub>+0.75V for pulse durations less than 20 ns.
   Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Only chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



## Capacitance


(For all packages)[8]

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

### **Thermal Resistance**

Parameter	Description	Test Conditions	TSOP I	SOIC	STSOP	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	33.01	48.67	32.56	°C/W
ΘJC	Thermal Resistance (Junction to Case)		3.42	25.86	3.59	°C/W

Figure 1. AC Test Loads and Waveforms



Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
$V_{TH}$	1.20	1.75	V

### **Data Retention Characteristics**

(Over the Operating Range)


Parameter	Description	Conditions		Min	<b>Typ</b> [3]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			1.5			V
I <sub>CCDR</sub> <sup>[7]</sup>	Data Retention Current	$\frac{V_{CC}}{Q_{CC}} = 1.5V$	Ind'I/Auto-A			3	μΑ
		$\frac{V_{CC}}{CE_1} = 1.5V,$ $CE_1 \ge V_{CC} - 0.2V \text{ or } CE_2 \le 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	Auto-E			30	μА
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time			t <sub>RC</sub>			ns

Document #: 38-05579 Rev. \*D

<sup>8.</sup> Tested initially and after any design or process changes that may affect these parameters.
9. Full device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.



### Data Retention Waveform [10]



### **Switching Characteristics**

(Over the Operating Range)[10, 11]

Danamatan.	De contestion.	45 ns (Inc	d'I/Auto-A)	55 ns (	Auto-E)	Unit
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle	·					•
t <sub>RC</sub>	Read Cycle Time	45		55		ns
t <sub>AA</sub>	Address to Data Valid		45		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		45		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		22		25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[12]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[12,13]</sup>		18		20	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[12]</sup>	10		10		ns
t <sub>HZCE</sub>			18		20	ns
t <sub>PU</sub>	CE LOW to Power Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power Up		45		55	ns
Write Cycle <sup>[14]</sup>		•			•	•
t <sub>WC</sub>	Write Cycle Time	45		55		ns
t <sub>SCE</sub>	CE LOW to Write End	35		40		ns
t <sub>AW</sub>	Address Setup to Write End	35		40		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	35		40		ns
t <sub>SD</sub>	Data Setup to Write End	25		25		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[12, 13]</sup>		18		20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[12]</sup>	10		10		ns

Document #: 38-05579 Rev. \*D

Notes

10.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.

11. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $V_{CC(typ)}/2$ , as shown in the "AC Test Loads and Waveforms" on page 4.

12. At any given temperature and voltage condition,  $V_{CC(typ)}/2$ , is less than  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}/2$ , and  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}/2$ , and  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}/2$ , and  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}/2$ , and  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}/2$ , input pulse levels of



### **Switching Waveforms**

Figure 2. Read Cycle 1 (Address transition controlled) [15, 16]




Figure 3. Read Cycle No. 2 ( $\overline{OE}$  controlled) [10, 16, 17]





Figure 4. Write Cycle No. 1 (WE controlled) [10, 15, 18, 19]



### Notes

- 15. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .

  16.  $\overline{WE}$  is HIGH for read cycle.
- 17. Address valid before or similar to  $\overline{\text{CE}}_1$  transition LOW and  $\text{CE}_2$  transition HIGH.
- 18. Data IO is high impedance if  $\overline{OE} = V_{IH}$ .

  19. If  $\overline{CE}_1$  goes HIGH or  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state.
- 20. During this period, the IOs are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Figure 5. Write Cycle No. 2 (CE1 or CE2 controlled) [10, 14, 18, 19]




Figure 6. Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) [10, 19]




Table 2. Truth Table for CY62128EV30

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	Data in	Write	Active (I <sub>CC</sub> )

Document #: 38-05579 Rev. \*D




## **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62128EV30LL-45SXI	51-85081	32-pin 450-Mil SOIC (Pb-free)	Industrial
	CY62128EV30LL-45ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY62128EV30LL-45ZAXI	51-85094	32-pin STSOP (Pb-free)	
45	CY62128EV30LL-45ZXA	51-85056	32-pin TSOP Type I (Pb-free)	Automotive-A
55	CY62128EV30LL-55ZXE	51-85056	32-pin TSOP Type I (Pb-free)	Automotive-E

Contact your local Cypress sales representative for availability of these parts.

### **Package Diagrams**

Figure 7. 32-Pin (450 Mil) Molded SOIC, 51-85081








## Package Diagrams (continued)


Figure 8. 32-Pin Thin Small Outline Package Type I (8 x 20 mm), 51-85056





## Package Diagrams (continued)

Figure 9. 32-Pin Shrunk Thin Small Outline Package (8 x 13.4 mm), 51-85094





### **Document History Page**

	t Title: CY6 t Number: 3		oBL® 1 N	Ibit (128K x 8) Static RAM
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	285473	See ECN	PCI	New Data Sheet
*A	461631	See ECN	NXR	Converted from Preliminary to Final Removed 35 ns Speed Bin Removed "L" version of CY62128EV30 Removed Reverse TSOP I package from Product offering. Changed I <sub>CC (Typ)</sub> from 8 mA to 11 mA and I <sub>CC (Max)</sub> from 12 mA to 16 mA for f = f <sub>max</sub> Changed I <sub>CC (max)</sub> from 1.5 mA to 2.0 mA for f = 1 MHz Changed I <sub>SB2 (max)</sub> from 1 $\mu$ A to 4 $\mu$ A Changed I <sub>SB2 (Typ)</sub> from 0.5 $\mu$ A to 1 $\mu$ A Changed I <sub>CCDR (max)</sub> from 1 $\mu$ A to 3 $\mu$ A Changed the AC Test load Capacitance value from 50 pF to 30 pF Changed t <sub>LZCE</sub> from 3 to 5 ns Changed t <sub>LZCE</sub> from 6 to 10 ns Changed t <sub>PWE</sub> from 30 to 35 ns Changed t <sub>SD</sub> from 22 to 25 ns Changed t <sub>LZWE</sub> from 6 to 10 ns Updated the Ordering Information table.
*B	464721	See ECN	NXR	Updated the Block Diagram on page # 1
*C	1024520	See ECN	VKN	Added final Automotive-A and Automotive-E information Added footnote #9 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Updated Ordering Information table
*D	2257446	See ECN	NXR	Changed the Maximum rating of Ambient Temperature with Power Applied from 55°C to +125°C to +125°C.

© Cypress Semiconductor Corporation, 2004-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05579 Rev. \*D Revised March 28, 2008

Page 11 of 11

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All other trademarks or registered trademarks referenced herein are property of the respective corporations. All products and company names mentioned in this document may be the trademarks of their respective holders.

Free Manuals Download Website

http://myh66.com

http://usermanuals.us

http://www.somanuals.com

http://www.4manuals.cc

http://www.manual-lib.com

http://www.404manual.com

http://www.luxmanual.com

http://aubethermostatmanual.com

Golf course search by state

http://golfingnear.com

Email search by domain

http://emailbydomain.com

Auto manuals search

http://auto.somanuals.com

TV manuals search

http://tv.somanuals.com