

2-Mbit (128K x 16) Static RAM

Features


- Very high speed: 45 ns
- Wide voltage range: 2.20V–3.60V
- Pin-compatible with CY62136CV30
- Ultra low standby power
 - Typical standby current: 1μA
 - Maximum standby current: 7μA
- Ultra-low active power
 - Typical active current: 2 mA @ f = 1 MHz
- Easy memory expansion with CE, and OE features
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Offered in a Pb-free 48-ball VFBGA and 44-pin TSOP II
 packages

Functional Description^[1]

The CY62136EV30 is a high-performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified <u>on the</u> address pins (A₀ through A₁₆). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₆).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this data sheet for a complete description of read and write modes.



Note:


1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.

Cypress Semiconductor Corporation Document #: 38-05569 Rev. *B 198 Champion Court • Sa

San Jose, CA 95134-1709 • 408-943-2600 Revised January 6, 2006



Pin Configuration^[2, 3]



A ₄ L A ₃ L A ₂ L A ₁ L C L I/O ₀ L I/O ₁ L I/O ₂ L	0 1 2 3 4 5 6 7 8 9	44 43 42 41 40 39 38 37 36	A ₅ A ₆ A ₇ <u>OE</u> BHE BLE I/O ₁₅ I/O ₁₄ I/O ₁₃
I/O ₄ [] I/O ₅ [] I/O ₆ [] I/O ₇ [] WE [] A ₁₆ [] A ₁₅ [] A ₁₄ [] A ₁₃ [] A ₁₂ []	13 14 15 16 17 18 19 20 21 22	32 31 30 29 28 27 26 25 24 23	□ V _{CC} □ I/O ₁₁ □ I/O ₉ □ I/O ₈ □ NC □ A ₈ □ A ₁₀ □ A ₁₁ □ NC

44 TSOP II (Top View)

-

0

Product Portfolio^[4]

							Power D	Dissipatio	n	
			Speed	C	Operating ICC (mA)					
Product	Vo	_{CC} Range (V)	(ns)	f = 1MHz f = f _{max}		Standby I _{SB2} (μΑ)			
	Min.	Typ. ^[4]	Max.		Typ. ^[4]	Max.	Typ. ^[4]	Max.	Typ. ^[4]	Max.
CY62136EV30LL	2.2	3.0	3.6	45	2	2.5	15	20	1	7

Notes:

NC pins are not connected on the die.
 Pins D3, H1, G2, and H6 in the BGA package are address expansion pins for 4 Mbit, 8 Mbit, 16 Mbit and 32 Mbit, respectively.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature		.–65°C to + 150°C
Ambient Temperature	with	

Power Applied-55°C to + 125°C Supply Voltage to Ground Potential-0.3V to 3.9V (V_{CC MAX} + 0.3V) DC Voltage Applied to Outputs in High-Z State $^{[5,6]}$ -0.3V to 3.9V (V_{CC MAX} + 0.3V)

DC Input voltage ^{1,1,1} $-0.3V$ to $3.9V$ (V_{CC} MAX + 0.3V)	DC Input Voltage ^[5,6]	–0.3V to 3.9V (V _{CC MAX} + 0.3V)
--	-----------------------------------	--

Output Cu	urrent	into Outputs (LOW)) 20 mA
O D.		N / N	000414

Static Discharge Voltage > 2001V (per MIL-STD-883, Method 3015)

Latch-up Current> 200 mA Operating Range^[7]

Device	Range	Ambient Temperature	V_{CC} ^[7]
CY62136EV30LL	Industrial	–40°C to +85°C	2.2V - 3.6V

Electrical Characteristics Over the Operating Range [5, 6, 7]

Parameter	Description	Tes	st Conditions	Min.	Typ. ^[4]	Max.	Unit
V _{OH}	Output HIGH	I _{OH} = -0.1 mA	V _{CC} = 2.20V	2.0			V
	Voltage	I _{OH} = -1.0 mA	V _{CC} = 2.70V	2.4			V
V _{OL}	Output LOW	I _{OL} = 0.1 mA	V _{CC} = 2.20V			0.4	V
	Voltage	I _{OL} = 2.1mA	V _{CC} = 2.70V			0.4	V
V _{IH}	Input HIGH Voltage	$V_{CC} = 2.2V$ to 2.7	٧	1.8		V _{CC} + 0.3	V
		V _{CC} = 2.7V to 3.6	V	2.2		V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage	$V_{CC} = 2.2V$ to 2.7	٧	-0.3		0.6	V
		V _{CC} = 2.7V to 3.6	V	-0.3		0.8	V
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$		-1		+1	μA
I _{OZ}	Output Leakage Current	$GND \leq V_O \leq V_{CC}$, Output Disabled	–1		+1	μA
I _{CC}	V _{CC} Operating	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$, $I_{OUT} = 0 \text{ mA}$		15	20	mA
	Supply Current	f = 1 MHz	CMOS levels		2	2.5	
I _{SB1}	Automatic CE Power-down Current — CMOS Inputs	$\label{eq:constraint} \begin{split} \overline{CE} &\geq V_{CC} - 0.2 V, \\ V_{IN} &\geq V_{CC} - 0.2 V, V \\ f &= f_{MAX} (Address) \\ f &= 0 (OE, and W) \\ V_{CC} &= 3.60 V \end{split}$	and Data Only),		1	7	μA
I _{SB2}	Automatic CE Power-down Current — CMOS Inputs	$\label{eq:cell} \begin{split} \overline{CE} \geq V_{CC} - 0.2V, \\ V_{IN} \geq V_{CC} - 0.2V, \\ V_{CC} = 3.60V \end{split}$	or $V_{IN} \leq 0.2V$, f = 0,		1	7	μΑ

Capacitance (for all packages)^[8]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_{A} = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

Notes:

 $V_{\text{L(max)}} = V_{\text{CC}} + 0.75V$ for pulse durations less than 20ns. 7. Full Device AC operation assumes a 100 μ s ramp time from 0 to Vcc(min) and 200 μ s wait time after V_{CC} stabilization.

8. Tested initially and after any design or process changes that may affect these parameters.


^{5.} $V_{IL(min.)} = -2.0V$ for pulse durations less than 20 ns.



Thermal Resistance^[8]

Parameter	Description	Test Conditions	VFBGA Package	TSOP II Package	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient) ^[8]	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case) ^[8]		10	13	°C/W

AC Test Loads and Waveforms




Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Data Retention Characteristics (Over the Operating Range)^[8, 9]

Parameter	Description	Conditions	Min.	Typ. ^[4]	Max.	Unit
V _{DR}	V _{CC} for Data Retention		1.0			V
I _{CCDR}	Data Retention Current	$\label{eq:V_CC} \begin{split} & \frac{V_{CC}}{CE} = 1.0V\\ & \overline{CE} \geq V_{CC} - 0.2V,\\ & V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V \end{split}$		0.8	3	μΑ
t _{CDR} ^[8]	Chip Deselect to Data Retention Time		0			ns
t _R ^[9]	Operation Recovery Time		t _{RC}			ns

Data Retention Waveform



Notes:

9. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} \geq 100 µs or stable at V_{CC(min.)} \geq 100 µs.



Switching Characteristics Over the Operating Range ^[10, 11, 12, 13]

		45	45 ns		
Parameter	Description	Min. Max.		Unit	
Read Cycle		ŀ			
t _{RC}	Read Cycle Time	45		ns	
t _{AA}	Address to Data Valid		45	ns	
t _{OHA}	Data Hold from Address Change	10		ns	
t _{ACE}	CE LOW to Data Valid		45	ns	
t _{DOE}	OE LOW to Data Valid		22	ns	
t _{LZOE}	OE LOW to LOW Z ^[11]	5		ns	
t _{HZOE}	OE HIGH to High Z ^[11, 12]		18	ns	
t _{LZCE}	CE LOW to Low Z ^[11]	10		ns	
t _{HZCE}	CE HIGH to High Z ^[11, 12]		18	ns	
t _{PU}	CE LOW to Power-Up	0		ns	
t _{PD}	CE HIGH to Power-Down		45	ns	
t _{DBE}	BLE/BHE LOW to Data Valid		22	ns	
t _{LZBE}	BLE/BHE LOW to Low Z ^[11]	5		ns	
t _{HZBE}	BLE/BHE HIGH to HIGH Z ^[11, 12]		18	ns	
Write Cycle ^[13]					
t _{WC}	Write Cycle Time	45		ns	
t _{SCE}	CE LOW to Write End	35		ns	
t _{AW}	Address Set-Up to Write End	35		ns	
t _{HA}	Address Hold from Write End	0		ns	
t _{SA}	Address Set-Up to Write Start	0		ns	
t _{PWE}	WE Pulse Width	35		ns	
t _{BW}	BLE/BHE LOW to Write End	35		ns	
t _{SD}	Data Set-Up to Write End	25		ns	
t _{HD}	Data Hold from Write End	0		ns	
t _{HZWE}	WE LOW to High-Z ^[11, 12]		18	ns	
t _{LZWE}	WE HIGH to Low-Z ^[11]	10		ns	

Notes:


Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ.)}, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" section.
 At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.

 12. t_{HZOE}: t_{HZDE}, t_{HZDE}, t_{HZEE}, and t_{HZWE} transitions are measured when the <u>outputs</u> enter <u>a high</u> impedence state.
 13. The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the memory is defined by the overlap of WE. the write.




Switching Waveforms [14, 15]

Read Cycle 1 (Address Transition Controlled)^[14, 15]



Read Cycle No. 2 (OE Controlled)^[15, 16]




Notes:14. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$.15. \overline{WE} is HIGH for read cycle.16. Address valid prior to or coincident with \overline{CE} and \overline{BHE} , \overline{BLE} transition LOW.




Switching Waveforms (continued)^[14, 15]

Write Cycle No. 1 (WE Controlled)^[13, 17, 18]



Write Cycle No. 2 (CE Controlled)^[13, 17, 18]




Notes:

17. Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$. 18. If $\overline{\text{OE}}$ goes HIGH simultaneously with $\overline{\text{WE}} = \text{V}_{\text{IH}}$, the output remains in a high-impedance state. 19. During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)^[14, 15]

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)^[18]



Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)^[18]





Truth Table

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z Deselect/Power-down		Standby (I _{SB})
L	Х	Х	Н	Н	High Z	gh Z Output Disabled A	
L	Н	L	L	L	Data Out (I/O _O -I/O ₁₅)	Read	Active (I _{CC})
L	н	L	Н	L	Data Out (I/O _O –I/O ₇); Read I/O ₈ –I/O ₁₅ in High Z		Active (I _{CC})
L	н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); Read Act I/O_0 –I/O ₇ in High Z		Active (I _{CC})
L	Н	Н	L	L	High Z Output Disabled Activ		Active (I _{CC})
L	Н	Н	Н	L	High Z Output Disabled A		Active (I _{CC})
L	Н	Н	L	Н	High Z Output Disabled		Active (I _{CC})
L	L	Х	L	L	Data In (I/O _O -I/O ₁₅) Write		Active (I _{CC})
L	L	Х	Н	L	$ Data In (I/O_O-I/O_7); \qquad Write \qquad Act \\ I/O_8-I/O_{15} in High Z \qquad \qquad $		Active (I _{CC})
L	L	Х	L	Н	Data In (I/O ₈ –I/O ₁₅); Write I/O ₀ –I/O ₇ in High Z		Active (I _{CC})


Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62136EV30LL-45BVXI	51-85150	48-ball Very Fine Pitch Ball Grid Array (Pb-free)	Industrial
	CY62136EV30LL-45ZSXI	51-85087	44-pin Thin Small Outline Package II (Pb-free)	


Please contact your local Cypress sales representative for availability of other parts



Package Diagrams







51-85150-*D


TOP VIEW

48-pin VFBGA (6 x 8 x 1 mm) (51-85150)



DIMENSION IN MM (INCH)

Package Diagrams (continued)



44-pin TSOP II (51-85087)

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application impl**Bowarloadhfromad/NeweSomanau als.com**crAllsManurabsiGearcideAndtaBownBadgainst all charges.



Document History Page

Document Title: CY62136EV30 MoBL [®] 2-Mbit (128K x 16) Static RAM Document Number: 38-05569							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	237432	See ECN	AJU	New Data Sheet			
*A	419988	See ECN	RXU	Converted from Advanced Information to Final. Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin Removed "L" version of CY62136EV30 Changed I _{CC} (Max) value from 2 mA to 2.5 mA and I _{CC} (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed I _{CC} (Typ) value from 12 mA to 15 mA at f = f _{max} Changed I _{SB1} and I _{SB2} Typ. values from 0.7 μ A to 1 μ A and Max. values from 2.5 μ A to 7 μ A. Changed the AC test load capacitance from 50pF to 30pF on Page# 4 Changed V _{DR} from 1.5V to 1V on Page# 4. Changed I _{CCDR} from 2.5 μ A to 3 μ A. Added I _{CCDR} from 2.5 μ A to 3 μ A. Added I _{CCDR} from 6 ns to 5 ns Changed t _{LZDE} from 6 ns to 5 ns Changed t _{LZDE} from 3 ns to 5 ns Changed t _{LZDE} from 30 ns to 35 ns Changed t _{SD} from 20 ns to 25 ns Changed t _{SD} from 20 ns to 25 ns Changed t _{SD} from 20 ns to 25 ns Corrected typo in the Truth Table on Page# 9 Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering Information table and replaced the Package Name column with Package Diagram.			
*В	427817	See ECN	NXR	Minor change: Moved datasheet to external web			

Free Manuals Download Website <u>http://myh66.com</u> <u>http://usermanuals.us</u> <u>http://www.somanuals.com</u> <u>http://www.4manuals.cc</u> <u>http://www.4manuals.cc</u> <u>http://www.4manuals.cc</u> <u>http://www.4manuals.com</u> <u>http://www.404manual.com</u> <u>http://www.luxmanual.com</u> <u>http://aubethermostatmanual.com</u> Golf course search by state

http://golfingnear.com Email search by domain

http://emailbydomain.com Auto manuals search

http://auto.somanuals.com TV manuals search

http://tv.somanuals.com